







**OPA205, OPA2205** 

ZHCSLB1C - APRIL 2020 - REVISED JULY 2022

# OPAx205 2μV、0.04μV/°C 低功耗超 β 双极 e-trim™ 运算放大器

### 1 特性

e-trim™ 运算放大器性能

- 低失调电压: 15µV(最大值)

- 低失调电压漂移:±0.2μV/°C(最大值)

超β输入

- 输入偏置电流: 0.4nA(最大值) - 输入电流噪声: 110fA/√Hz

• 低噪声

- 0.1 至 10Hz: 0.2µV<sub>PP</sub> - 电压噪声: 7.2nV/ √ Hz

• A<sub>OI</sub>、CMRR 和 PSRR: > 126dB(全温度范围)

• 增益带宽积: 3.6MHz

低静态电流:240µA(最大值)

 压摆率:4V/µs • 过载功率限制器

• 轨到轨输出

输入已滤除 EMI 和 RFI

• 宽电源电压: 4.5V 至 36V

• 温度范围: - 40°C 至 +125°C

提供高等级 (OPAx205) 和标准等级 (OPAx205A)

#### 2 应用

流量变送器

串式逆变器

数据采集 (DAQ)

• 源测量单元 (SMU)

• 实验室和现场仪表

电池测试

• 模拟输入模块

压力变送器

#### 3 说明

OPA205 OPA2205 (OPAx205) 是业界通用 OPAx277 系列的新一代版本。这些器件是具有超 β 输入的精密双极 e-trim™ 运算放大器。这些器件使用 TI 的专有微调技术来实现 ±2μV ( 典型值 ) 的输入失调 电压和 ±0.04µV (典型值)的输入失调电压漂移。


OPAx205 采用双极工艺设计,可针对仅 220µA 的静态 电流提供 3.6MHz 增益带宽。这些器件还可在 1kHz 下 实现仅 7.2nV/√Hz 的低电压噪声密度。得益于超 β 输入, OPAx205 具有 100pA(典型值)的超低输入偏 置电流和 110fA/ √Hz 的电流噪声密度。


OPAx205 的高性能使这些器件成为了高精度和低功耗 系统的理想选择,例如流量和压力变送器、便携式数据 采集 (DAQ) 系统和高密度源测量单元 (SMU)。 OPA206 和 OPA2206 是使用相同运算放大器内核,但 额外具有输入过压保护特性的相关器件。

#### 封装信息

器件型号	通道	封装 <sup>(1)</sup>				
OPA205	单通道	SOIC (8) ( 预发布 )				
OPA2205	双通道	VSSOP (8)				

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。





OPA2205 典型应用



#### **Table of Contents**

Changes from Revision A (May 2021) to Rev	ision B (	(August 2021)	Page
• 添加了采用 D (SOIC) 封装的 OPA205,作为	预告信息	3(预发布)	1
Changes from Revision B (August 2021) to F	Revision	C (July 2022)	Page
<b>4 Revision History</b> 注:以前版本的页码可能与当前版本的页码不同			
8.1 Overview		Information	<mark>28</mark>
8 Detailed Description		11 Mechanical, Packaging, and Orderable	
7.1 Typical Specifications and Distributions		10.7 术语表	
7 Parameter Measurement Information		10.6 Electrostatic Discharge Caution	
6.8 Typical Characteristics		10.5 Trademarks	
6.6 Electrical Characteristics: V <sub>S</sub> = ±5 V 6.7 Electrical Characteristics: V <sub>S</sub> = ±15 V		10.4 支持资源	
6.5 Thermal Information: OPA2205		10.3 接收文档更新通知	
6.4 Thermal Information: OPA205		10.1 Device Support	
6.3 Recommended Operating Conditions		10 Device and Documentation Support	
6.2 ESD Ratings		9.4 Layout	
6.1 Absolute Maximum Ratings	4	9.3 Power Supply Recommendations	
6 Specifications		9.2 Typical Applications	
5 Pin Configuration and Functions		9.1 Application Information	
4 Revision History		9 Application and Implementation	
- <i>—,-,-</i> 3 说明		8.4 Device Functional Modes	22
2 应用		8.3 Feature Description	
1 特性	1	8.2 Functional Block Diagram	20

# Changes from Revision \* (April 2020) to Revision A (May 2021)

noise density......10 **Page** 

	图和交叉参考的编号格式	٠ ١
•	【 ( 预发布 ) " 更改为 "量产数据 ( 正在供货 ) "	1

Changed Figure 6-22, Voltage Noise Density vs Frequency, to show voltage noise density instead of current



### **5 Pin Configuration and Functions**




图 5-1. OPA205 D (8-Pin SOIC) PREVIEW Package, Top View

表 5-1. Pin Functions: OPA205

	PIN	TYPE	DESCRIPTION	
NAME NO.		1176	DESCRIPTION	
+IN	3	Input	Noninverting input	
- IN	2	Input	Inverting input	
NC	1, 5, 8	_	No internal connection (can be left floating)	
OUT	6	Output	Output	
V+	7	_	Positive (highest) power supply	
V -	4	_	Negative (lowest) power supply	




图 5-2. OPA2205 DGK (8-Pin VSSOP) Package, Top View

表 5-2. Pin Functions: OPA2205

P	IN	TYPE	DESCRIPTION	
NAME	NO.	1117	DESCRIPTION	
+IN A	3	Input	Noninverting input, channel A	
- IN A	2	Input	Inverting input, channel A	
+IN B	5	Input	Noninverting input, channel B	
- IN B	6	Input	Inverting input, channel B	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
V+	8	_	Positive (highest) power supply	
V -	4	_	Negative (lowest) power supply	

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Vs	Supply voltage, Vs = (V+) - (V - )	Single supply		40	V
VS	Supply voltage, vs = (v+) = (v = )	Dual supply		±20	v
	Signal input pin voltage	Common-mode	(V - ) - 0.5	(V+) + 0.5	V
	Signal input pin voltage	Differential		±0.5	v
	Signal input pin current			±10	mA
	Output short-circuit <sup>(2)</sup>		Continuous		
T <sub>A</sub>	Operating temperature		- 40	150	°C
T <sub>J</sub>	Junction temperature			150	°C
T <sub>STG</sub>	Storage temperature		- 65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
Vs	Supply voltage, V <sub>S</sub> = (V+) - (V - )	Single supply	4.5	36	V
VS	Supply voltage, $v_S = (v_T) - (v_T)$	Dual supply	±2.25	±18	v
T <sub>A</sub>	Operating temperature		- 40	125	°C

Product Folder Links: OPA205 OPA2205

Short-circuit to ground, one amplifier per package.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information: OPA205

		OPA205	
	THERMAL METRIC(1)	8 PINS	UNIT
		D (SOIC)	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	121.5	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	64.3	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	65.0	°C/W
ψJT	Junction-to-top characterization parameter	18.2	°C/W
<sup>ψ</sup> ЈВ	Junction-to-board characterization parameter	64.3	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Thermal Information: OPA2205

		OPA2205	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	UNIT
		8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	175.6	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	63.1	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	97.2	°C/W
ψ ЈТ	Junction-to-top characterization parameter	7.8	°C/W
ψ ЈВ	Junction-to-board characterization parameter	95.5	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 6.6 Electrical Characteristics: $V_S = \pm 5 V$

at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 10  $k\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
		OD42205			±2	±15	
V	I	OPA2205	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±25	μV
V <sub>OS</sub>	Input offset voltage	004 0054			±8	±50	
		OPAx205A	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±80	
		0.000.5	T <sub>A</sub> = 0°C to 85°C				
		OPA2205	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.04	±0.2	
dV <sub>OS</sub> /dT	Input offset voltage drift	004 0054	T <sub>A</sub> = 0°C to 85°C				μV/°C
		OPAx205A	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.08	±0.5	
		OPA2205,			±0.05	±0.25	
2022	Power supply rejection	V <sub>S</sub> = ±2.25 V to ±18 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±0.5	
PSRR	ratio	OPAx205A,			±0.05	±0.5	μ <b>V/V</b>
		V <sub>S</sub> = ±2.25 V to ±18 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1	
	Channel separation, (dual,	f = DC			130		
	quad)	f = 100 kHz			110		dB
INPUT BIA	S CURRENT						
					±0.1	±0.4	
		OPA2205	T <sub>A</sub> = 0°C to 85°C			±0.6	
	Input bias current		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±0.9	nA
I <sub>B</sub>					±0.1	±0.5	
		OPAx205A	T <sub>A</sub> = 0°C to 85°C			±0.75	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±1	
					±0.1	±0.4	
Ios	Input offset current	T <sub>A</sub> = 0°C to 85°C				±0.5	nA
		T <sub>A</sub> = -40°C to +125°C				±0.6	
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz			0.2		μ V <sub>PP</sub>
		f = 10 Hz			7.4		
e <sub>n</sub>	Input voltage noise density	f = 100 Hz			7.2		nV/ √ <del>Hz</del>
		f = 1 kHz			7.2		
i <sub>n</sub>	Input current noise density	f = 1 kHz			110		fA/√ <del>Hz</del>
INPUT VOI	LTAGE						
V <sub>CM</sub>	Common-mode voltage			(V - ) + 1		(V+) - 1.4	V
	Common-mode rejection	OPA2205, (V - ) + 1 V < $V_{CM}$ < (V+) - 1.4 V, $T_A = -40^{\circ}C$ to +125°C OPAx205A, (V - ) + 1 V < $V_{CM}$ < (V+) - 1.4 V, $T_A = -40^{\circ}C$ to +125°C		124	140		
CMRR	ratio			124	140		dB
INPUT IMP	EDANCE	•					
Z <sub>ID</sub>	Differential				9    4.4		M Ω    pF
Z <sub>ICM</sub>	Common-mode				300    4.4		<b>G</b> Ω    <b>pF</b>

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### 6.6 Electrical Characteristics: $V_S = \pm 5 V$ (continued)

at  $T_A = 25$ °C,  $V_{CM} = V_{OUT} = \text{midsupply}$ , and  $R_1 = 10 \text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP MAX	UNIT
OPEN-LO	OP GAIN					
		OPA2205,	R <sub>L</sub> = 10 kΩ	126	132	
٨	Open-loop voltage gain	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C},$ $(V -) + 200 \text{ mV} < V_O <$ (V+) - 200  mV	$R_L = 2 k\Omega$	126	130	dB
A <sub>OL</sub>	Open-loop voltage gain	OPAx205A,	R <sub>L</sub> = 10 kΩ	126	132	uБ
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C},$ $(V -) + 200 \text{ mV} < V_O <$ (V+) - 200  mV	$R_L = 2 k\Omega$	126	130	
FREQUEN	ICY RESPONSE	1	<u>'</u>	<b>'</b>	-	
GBW	Gain-bandwidth product				3.6	MHz
SR	Slew rate	4-V step, gain = - 1			3.2	V/ μ s
	Phase margin	$R_L = 10 \text{ k}\Omega, C_L = 25 \text{ pF}$ 67		67	degrees	
		Settling time	Falling		2.2	μs
t <sub>S</sub> Settline	Settling time		Rising		2.8	
	Overload recovery time	Gain = - 10			0.3	μs
THD+N	Total harmonic distortion + noise	V <sub>O</sub> = 5 V <sub>PP</sub> , gain = +1, f =	1 kHz, R <sub>L</sub> = 2 kΩ		0.0004	%
OUTPUT		1		'		
		A <sub>OL</sub> > 126 dB	R <sub>L</sub> = 10 kΩ	(V - ) + 0.2	(V+) - 0.2	
	Voltage output swing from rail	A <sub>OL</sub> > 120 dB	R <sub>L</sub> = 2 kΩ	(V - ) + 0.2	(V+) - 0.2	V
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, R$	L = 10 kΩ	(V - ) + 0.2	(V+) - 0.2	
I <sub>SC</sub>	Short-circuit current				±25	mA
C <sub>LOAD</sub>	Capacitive load drive			See Typical	Characteristics	
R <sub>O</sub>	Open-loop output impedance				Characteristics	
POWER S	UPPLY			·		
	Quiescent current per	I <sub>O</sub> = 0 mA			220 240	μ <b>A</b>
IQ	amplifier	$I_{O} = 0 \text{ mA}, T_{A} = -40^{\circ}\text{C to}$	I <sub>O</sub> = 0 mA, T <sub>A</sub> = -40°C to +125°C		310	μА



### 6.7 Electrical Characteristics: V<sub>S</sub> = ±15 V

at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 10  $k\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
		ODA 2205			±2	±15	
.,		OPA2205	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±25	.,
V <sub>OS</sub>	Input offset voltage	001 0051			±8	±50	μ 🗸
		OPAx205A	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±80	
			T <sub>A</sub> = 0°C to 85°C				
		OPA2205	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.04	±0.2	
dV <sub>OS</sub> /dT	Input offset voltage drift		T <sub>A</sub> = 0°C to 85°C				μV/°C
		OPAx205A	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.08	±0.5	
		OPA2205,			±0.05	±0.25	
	Power supply rejection	V <sub>S</sub> = ±2.25 V to ±18 V	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±0.5	
PSRR	ratio	OPAx205A,			±0.05	±0.5	μ <b>V/V</b>
		V <sub>S</sub> = ±2.25 V to ±18 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1	
	Channel separation, (dual,	f = DC	<u> </u>		130		
	quad)	f = 100 kHz			110		dB
INPUT BIA	S CURRENT						
					±0.1	±0.4	
		OPA2205	T <sub>A</sub> = 0°C to 85°C			±0.6	nA
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±0.9	
l <sub>B</sub>	Input bias current				±0.1	±0.5	
		OPAx205A	T <sub>A</sub> = 0°C to 85°C			±1	
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1.2	
					±0.1	±0.4	
I <sub>OS</sub>	Input offset current	T <sub>A</sub> = 0°C to 85°C			±0.8	nA	
		T <sub>A</sub> = -40°C to +125°C				±0.9	
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz			0.2		μ V <sub>PP</sub>
		f = 10 Hz			7.4		
e <sub>n</sub>	Input voltage noise density	f = 100 Hz		7.2		nV/ √ <del>Hz</del>	
		f = 1 kHz			7.2		
i <sub>n</sub>	Input current noise density	f = 1 kHz			110		fA/ √ Hz
INPUT VOI	LTAGE						
V <sub>CM</sub>	Common-mode voltage			(V - ) + 1		(V+) - 1.4	V
		OPA2205,		126	140		
		$(V - ) + 1 V < V_{CM} < (V+)$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	124	140		
CMRR	Common-mode rejection ratio	- 1.4 V	.A 10 0 to 1120 0				dB
		OPAx205A, (V - ) + 1 V < V <sub>CM</sub> < (V+)		126	140		
		$T_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ 124 140					
INPUT IMP	PEDANCE						
Z <sub>ID</sub>	Differential				9    4.4		M Ω    pF
Z <sub>ICM</sub>	Common-mode				300    4.3		G Ω    pF

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### 6.7 Electrical Characteristics: $V_S = \pm 15 \text{ V}$ (continued)

at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP MAX	UNIT		
OPEN-LO	OP GAIN							
		OPA2205,	$R_L = 10 \text{ k}\Omega$ , $(V -) + 200 \text{ mV} < V_O < (V+)$ - 200  mV	132	135			
۸	Open-loop voltage gain	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	$R_L = 2 k\Omega$ , $(V - ) + 350 \text{ mV} < V_O < (V+)$ - 350  mV	132	135	dB		
A <sub>OL</sub>	Open-100p voltage gain	OPAx205A,	$R_L = 10 \text{ k}\Omega$ , $(V - ) + 200 \text{ mV} < V_O < (V+)$ - 200  mV	126	132	ив		
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	$R_L = 2 k\Omega$ , $(V - ) + 350 \text{ mV} < V_O < (V+)$ - 350  mV	126	130			
GBW	Gain-bandwidth product	C <sub>L</sub> = 30 pF			3.6	MHz		
FREQUEN	ICY RESPONSE							
SR Slew rate 10-		10-V step, gain = - 1			4	V/μs		
	Phase margin $R_L = 10 \text{ k}\Omega, C_L = 25 \text{ pF}$				58	degrees		
_	0 1111 11	To 0.024% (12-bit),	Falling		2.8			
t <sub>S</sub>	Settling time	10-V step , gain = 1, C <sub>L</sub> = 30 pF	Rising		4.5	μS		
	Overload recovery time	Gain = - 10			0.2	μs		
THD+N	Total harmonic distortion + noise	V <sub>O</sub> = 5 V <sub>PP</sub> , gain = +1, f =	1 kHz, R <sub>L</sub> = 2 kΩ		%			
OUTPUT								
		A <sub>OL</sub> > 126 dB	$R_L = 10 \text{ k}\Omega$	(V - ) + 0.2	(V+) - 0.2			
	Voltage output swing from rail	AOL > 120 db	$R_L = 2 k\Omega$	(V - ) + 0.35	(V+) - 0.35	V		
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, R$	L = 10 kΩ	(V - ) + 0.2	(V+) - 0.2			
I <sub>SC</sub>	Short-circuit current				±25	mA		
C <sub>LOAD</sub>	Capacitive load drive			See Typica	l Characteristics			
R <sub>O</sub>	Open-loop output impedance			See Typica	l Characteristics			
POWER S	UPPLY	•			-			
IQ	Quiescent current per	I <sub>O</sub> = 0 mA			220 240	μ <b>A</b>		
amplifier		$I_O = 0 \text{ mA}, T_A = -40^{\circ}\text{C to}$	+125°C		310			



### **6.8 Typical Characteristics**

at T<sub>A</sub> = 25°C, V<sub>S</sub> =  $\pm 15$ V, V<sub>CM</sub> = V<sub>OUT</sub> = midsupply, and R<sub>L</sub> = 10 k  $\Omega$  (unless otherwise noted)

表 6-1. Table of Graphs

DESCRIPTION	FIGURE
Offset Voltage Production Distribution at 25°C	图 6-1
Offset Voltage at 125°C	图 6-2
Offset Voltage at -40°C	图 6-3
Offset Voltage vs Temperature	图 6-4
Offset Voltage Drift Distribution	图 6-5
Offset Voltage vs Output Voltage	图 6-6
Offset Voltage vs Power Supply Voltage	图 6-7
Power-Supply Rejection Ratio vs Temperature	图 6-8
Power-Supply and Common-Mode Rejection Ratio vs Frequency	图 6-9
Common-Mode Rejection Ratio vs Temperature	图 6-10
Offset Voltage vs Common-Mode Voltage	图 6-11
Offset Voltage vs Vcm at Low Supply	图 6-12
Offset Voltage vs Vcm at High Supply	图 6-13
Open-Loop Gain and Phase vs Frequency	图 6-14
Open-Loop Gain vs Swing from the Rail	图 6-15
Open-Loop Gain vs Temperature	图 6-16
Closed-Loop Gain vs Frequency	图 6-17
Input Bias Production Distribution	图 6-18
Input Bias vs Common-Mode Voltage	图 6-19
Input Bias and Input Offset Current vs Temperature	图 6-20
Input Offset Current Production Distribution	图 6-21
Voltage Noise Density vs Frequency	图 6-22
0.1-Hz To 10-Hz Noise	图 6-23
Total Harmonic Distortion + Noise Ratio vs Frequency	图 6-24
Total Harmonic Distortion + Noise Ratio vs Output Amplitude	图 6-25
Current Noise vs Frequency	图 6-26
Maximum Output Voltage vs Frequency	图 6-27
Output Voltage Swing vs Output Sourcing Current	图 6-28
Output Voltage Swing vs Output Sinking Current	图 6-29
Open-Loop Output Impedance vs Frequency	图 6-30
No Phase Reversal	图 6-31
Small-Signal Overshoot vs Capacitive Load, Gain = +1	图 6-32
Small-Signal Overshoot vs Capacitive Load, Gain = -1	图 6-33
Phase Margin vs Capacitive Load	图 6-34
Positive Overload Recovery, Gain = -1	图 6-35
Negative Overload Recovery, Gain = -1	图 6-36
Settling Time	图 6-37
Small-Signal Step Response, Gain = +1	图 6-38
Small-Signal Step Response, Gain = -1	图 6-39
Large-Signal Step Response, Gain = +1	图 6-40
Large-Signal Step Response, Gain = -1	图 6-41
Short-Circuit Current vs Temperature	
'	
, , ,	
Short-Circuit Current vs Temperature  Electromagnetic Interference Rejection (EMIRR)  Quiescent Current vs Supply Voltage	图 6-42 图 6-43 图 6-44





### **6.8 Typical Characteristics**

at T<sub>A</sub> = 25°C, V<sub>S</sub> =  $\pm 15$ V, V<sub>CM</sub> = V<sub>OUT</sub> = midsupply, and R<sub>L</sub> = 10 k  $\Omega$  (unless otherwise noted)

表 6-1. Table of Graphs (continued)

DESCRIPTION	FIGURE
Quiescent Current vs Temperature	图 6-45








图 6-2. Offset Voltage Distribution at 125°C





图 6-4. Offset Voltage vs Temperature




at  $T_A$  = 25°C,  $V_S$  = ±15V,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 10 k  $\Omega$  (unless otherwise noted)






at T\_A = 25°C, V\_S =  $\pm 15$ V, V\_{CM} = V\_{OUT} = midsupply, and R<sub>L</sub> = 10 k  $\Omega$  (unless otherwise noted)






at T<sub>A</sub> = 25°C, V<sub>S</sub> =  $\pm 15$ V, V<sub>CM</sub> = V<sub>OUT</sub> = midsupply, and R<sub>L</sub> = 10 k  $\Omega$  (unless otherwise noted)






at  $T_A$  = 25°C,  $V_S$  = ±15V,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 10 k  $\Omega$  (unless otherwise noted)






at  $T_A$  = 25°C,  $V_S$  = ±15V,  $V_{CM}$  =  $V_{OUT}$  = midsupply, and  $R_L$  = 10 k  $\Omega$  (unless otherwise noted)






at T<sub>A</sub> = 25°C, V<sub>S</sub> =  $\pm 15$ V, V<sub>CM</sub> = V<sub>OUT</sub> = midsupply, and R<sub>L</sub> = 10 k  $\Omega$  (unless otherwise noted)





at T<sub>A</sub> = 25°C, V<sub>S</sub> =  $\pm 15$ V, V<sub>CM</sub> = V<sub>OUT</sub> = midsupply, and R<sub>L</sub> = 10 k  $\Omega$  (unless otherwise noted)



Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



#### 7 Parameter Measurement Information

#### 7.1 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. As a result of natural variations in process technology and manufacturing procedures, every specification of an amplifier exhibits some amount of deviation from the ideal value, such as the input bias current of an amplifier. These deviations often follow *Gaussian* (bell curve), or *normal* distributions. Circuit designers can leverage this information to guard-band their system, even when there is no minimum or maximum specification in the *Electrical Characteristics*.




图 7-1. Ideal Gaussian Distribution

 $\boxtimes$  7-1 shows an example distribution, where  $\mu$ , is the mean of the distribution, and where  $\sigma$ , or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from  $\mu - \sigma$  to  $\mu + \sigma$ ).

Depending on the specification, values listed in the *typical* column of *Electrical Characteristics* are represented in different ways. As a general guideline, if a specification naturally has a nonzero mean (for example, gain bandwidth), then the typical value is equal to the mean ( $\mu$ ). However, if a specification naturally has a mean near zero (for example, input bias current), then the typical value is equal to the mean plus one standard deviation ( $\mu$  +  $\sigma$ ) to most accurately represent the typical value.

Use this chart to calculate the approximate probability of a specification in a unit. For example, the OPAx205 typical input bias current is  $\pm 0.1$  nA; therefore, 68.2% of all devices are expected to have an input bias from  $\pm 0.1$  nA. At 4  $\sigma$ , 99.9937% of the distribution has an input bias less than  $\pm 0.28$  nA, which means that 0.0063% of the population is outside of these limits, and corresponds to approximately 1 in 15,873 units.

Units that are found to exceed any tested minimum or maximum specifications are removed from production material. For example, the OPAx205 have a maximum input bias of  $\pm 0.4$  nA at 25°C. Although this value corresponds to approximately 6  $\sigma$  (approximately 1 in 500 million units), TI removes any unit with a larger input bias from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guard band for your application, and design worst-case conditions using this value. Use this information to only estimate the performance of a device.




### **8 Detailed Description**

#### 8.1 Overview

The OPAx205 are the first 36-V bipolar, e-trim operational amplifiers that uses a package-level offset trim to minimize the offset voltage and offset voltage drift introduced during the manufacturing process. This trim is performed after the device has been assembled to remove any offset errors introduced throughout the manufacturing process, and trim communication is disabled afterward. These devices also feature super-beta inputs that decrease the input bias current and input current noise.

The following section shows the simplified diagram of the OPAx205.

#### 8.2 Functional Block Diagram




#### **8.3 Feature Description**

#### 8.3.1 Input Offset Trimming

The OPAx205 are the industry's first e-trim operational amplifiers built on a bipolar process. The input offset voltage of an amplifier is determined by the inherent mismatch between the input transistors. The offset can be minimized using laser-trimming performed during the manufacturing process while the devices are still in the bare silicon form. However, when the silicon is packaged, the packaging process introduces additional offset due to mechanic stresses. Tl's new trimming processes are used to trim the offset after the packaging process is complete to minimize both inherent and package-induced offsets. After trimming, communication is disabled to make sure the amplifiers operate properly in the final system.

A comparison between production offset values for the industry-popular, laser-trimmed OPA2277 and the OPAx205 proprietary trim can be seen in 88-1 and 88-2.



The OPAx205 are also trimmed at two temperatures to minimize the input offset voltage drift over temperature. The final performance of the offset drift can be seen in 

8-3.





图 8-3. OPAx205 e-trim™ Operational Amplifier Drift

100

125

#### 8.3.2 Lower Input Bias With Super-Beta Inputs

The OPAx205 have a super-beta input transistor architecture. In a transistor, the beta value is the ratio between the current flowing into the base and the current flowing from the collector to the emitter. A super-beta transistor is one where the beta value has been increased from several hundred to thousands. In a bipolar amplifier, the input bias current is the current flowing into the base of the input transistor pair, as well as a small leakage current that flows through the ESD diodes. A super-beta input reduces the input bias current of the amplifier. In addition, the super-beta inputs lower the input current noise that is directly related to the input bias current of the device. A comparison between the input bias current of the OPA2277 and the OPAx205 super-beta input bias currents can be seen in 8 8-4 and 8 8-5.





#### 8.3.3 Overload Power Limiter

In many bipolar-based amplifiers, the output stage of the amplifier can draw significant (several milliamperes) of quiescent current if the output voltage becomes clipped (that is, the output voltage becomes limited by the negative or positive supply voltage). This condition can cause the system to enter a high-power consumption state, and potentially cause oscillations between the power supply and signal chain. The OPAx205 have an advanced output stage design that eliminates this problem. When the output voltage reaches either supply (V+ or V - ), there is virtually no additional current consumption from the nominal guiescent current. This feature helps eliminate any potential system problems when the signal chain is disrupted by large external transient voltage.

#### 8.3.4 EMI Rejection

The OPAx205 use integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources, such as wireless communications and densely populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved through circuit design techniques that improve the system performance. Additional information can be found in the EMI Rejection Ratio of Operation Amplifiers application report.

#### 8.4 Device Functional Modes

The OPAx205 have a single functional mode and are operational with any supply between 4.5 V (±2.25 V) and 36 V (±18 V).



### 9 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 9.1 Application Information

The OPAx205 are unity-gain stable operational amplifiers with very low offset voltage, offset voltage drift, voltage noise, current noise and power consumption. These features make this device family a great choice for a variety of space-constrained and power-constrained systems.

#### 9.2 Typical Applications

#### 9.2.1 High-Precision Signal-Chain Input Buffer

A common application for the OPAx205 is an input buffer for the signal chain of a data acquisition (DAQ) or field instrumentation system. This amplifier family is selected because of the low offset and drift that maintain system accuracy across a variety of operating conditions. The low power consumption of the OPAx205 enables the device to be used in battery-operated or high-density applications, where thermal dissipation is difficult. The low 1/f (flicker) noise and broadband noise allow for higher-accuracy signal chains, such as those using a 24-bit delta-sigma analog-to-digital converter (ADC). If a higher sampling rate is needed, the OPAx205 can be paired with a fully differential amplifier, such as the THP210, to drive the ADC inputs. 

9-1 shows the OPA2205 configured as an input buffer to a differential ADC driver.




图 9-1. OPA2205 Configured as a DAQ Input Buffer

#### 9.2.1.1 Design Requirements

The design requirements for this application are:

Input range: ±10 V
Input frequency: 10 kHz
Output voltage: ±3.3 V
Quiescent current: < 1.5 mA</li>

#### 9.2.1.2 Detailed Design Procedure

In this application, the input signal ranges from - 10 V to +10 V with a frequency of up to 10 kHz. Because of possible portable-use cases for this data acquisition system (DAQ), low power consumption is required to minimize battery drain and thermal dissipation requirements.

To maintain high system accuracy the OPA2205 is selected as input buffers. This device is selected because of the high dc precision (2  $\mu$ V offset and 0.04  $\mu$ V/°C offset drift), low flicker noise (0.2  $\mu$ Vpp), and low quiescent current (220  $\mu$ A). The buffers are followed by a high-precision, fully differential amplifier such as the THP210, which is capable of accurately driving a 24-bit, fully differential ADC such as the ADS127L01.

#### 9.2.1.3 Application Curves

The gain plot for this system can be seen in 49-2. This plot shows proper attenuation of the ±10-V signal to the target ±3.3-V output, and adequate bandwidth to support the input frequency range.




图 9-2. Gain Plot of DAQ Front End

#### 9.2.2 Discrete, Two-Op-Amp Instrumentation Amplifier

№ 9-3 shows the OPA2205 configured as a two-op-amp, discrete instrumentation amplifier. This configuration allows for a differential signal measurement, such as the signal from a load cell, with higher input impedance to the signal chain than most monolithic instrumentation amplifiers. The strong ac and dc performance of the OPA2205 enables high accuracy measurements.




图 9-3. OPA2205 Configured as a Two-Op-Amp, Discrete Instrumentation Amplifier

#### 9.2.3 Second-Order Low-Pass Filter

The OPAx205 has a very-low broadband voltage noise of only 7.2 nV/  $\sqrt{\text{Hz}}$  and flicker noise of 0.2  $\mu$ V<sub>PP</sub> given the low power consumption of only 220  $\mu$ A, making this device an excellent choice for low-power filter applications.  $\boxed{8}$  9-4 is an example of one channel of the OPAx205 configured as a second-order low-pass filter with a cutoff frequency of 50 kHz.




图 9-4. Second-Order Low-Pass Filter



#### 9.3 Power Supply Recommendations

The OPAx205 operate with a power supply between 4.5 V to 36 V (±2.25 V to ±18 V). Parameters that can exhibit significant variance with regard to operating voltage are presented in 节 6.8.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see † 9.4.1.

#### 9.4 Lavout

#### 9.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications. Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as through the individual op amp. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
- Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in \( \begin{aligned} \text{9-5}, keep RF and RG \end{aligned} \) close to the inverting input to minimize parasitic capacitance.
- · Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Clean the PCB following board assembly for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. After any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

Product Folder Links: OPA205 OPA2205



#### 9.4.2 Layout Example




图 9-5. Schematic Representation




图 9-6. Operational Amplifier Board Layout for Noninverting Configuration



#### 10 Device and Documentation Support

#### 10.1 Device Support

#### 10.1.1 Development Support

The following evaluation modules are available:

- DIP-ADAPTER-EVM
- DIYAMP-EVM

#### 10.1.1.1 PSpice® for TI

PSpice® for TI 是可帮助评估模拟电路性能的设计和仿真环境。在进行布局和制造之前创建子系统设计和原型解决方案,可降低开发成本并缩短上市时间。

#### **10.2 Documentation Support**

#### 10.2.1 Related Documentation

For related documentation see the following:

- DIP-ADAPTER-EVM user's guide
- DIYAMP-EVM user's guide

#### 10.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.4 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.5 Trademarks

e-trim<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

所有商标均为其各自所有者的财产。

#### 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 15-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA205ADR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP205A	Samples
OPA205ADT	ACTIVE	SOIC	D	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP205A	Samples
OPA2205ADGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	22A5	Samples
OPA2205ADGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	22A5	Samples
XOPA205ADR	ACTIVE	SOIC	D	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XOPA2205DGKR	ACTIVE	VSSOP	DGK	8	2500	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2022


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 16-Oct-2022

#### TAPE AND REEL INFORMATION





_	Tanana and a same and a same and a same and a same a s
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA205ADR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA205ADT	SOIC	D	8	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2205ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2205ADGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com 16-Oct-2022



#### \*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA205ADR	SOIC	D	8	3000	356.0	356.0	35.0
OPA205ADT	SOIC	D	8	250	210.0	185.0	35.0
OPA2205ADGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
OPA2205ADGKT	VSSOP	DGK	8	250	210.0	185.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司