











TAS5624A

ZHCS928A -MAY 2012-REVISED JANUARY 2016

# TAS5624A 150W 立体声/300W 单声道 PurePath™ HD 数字输入 D 类功率级

## 1 特性

- PurePath™HD 集成反馈提供:
  - 1W 功率/4Ω 负载条件下的总谐波失真 (THD) 为 0.025%
  - 电源抑制比 (PSRR) > 65dB (无输入信号)
  - (A 加权) 信噪比 (SNR) > 105dB
- 用于控制 G 类电源的预钳位输出
- 通过使用 40mΩ 输出金属氧化物半导体场效应晶体管 (MOSFET) 减小了散热器体积,满输出功率时效率 > 90%
- 总谐波失真+噪声 (THD+N) 为 10% 时的输出功率
  - 150W/4Ω, 桥接负载 (BTL) 立体声配置
  - 300W/2Ω,并行桥接负载 (PBTL)单声道配置
- 总谐波失真+噪声 (THD+N) 为 10% 时的输出功率
  - 125W/4Ω, 桥接负载 (BTL) 立体声配置
  - 250W/2Ω,并行桥接负载 (PBTL)单声道配置
- 启动时无喀哒声和噼啪声
- 采用具有错误报告功能的自我保护设计,包含欠压保护 (UVP)、过热保护和短路保护
- 采用推荐的系统设计时,符合电磁干扰 (EMI) 标准
- 采用 44 引脚散热薄型小外形尺寸 (HTSSOP) (DDV) 封装,减小了电路板尺寸

## 2 应用

- 藍光碟™和 DVD 接收器
- 高功率条形音响
- 有源超低音扬声器和有源扬声器
- 微型 Combo 系统

## 3 说明

TAS5624A 器件是一款基于 TAS5614A 的散热增强型 D 类功率放大器,其使用大型 MOSFET 提升功率效率,并采用新型栅极驱动方案降低空闲状态下和输出信号较低时的损耗,从而减小散热器尺寸。

该器件可使用独特的预钳位输出信号来控制 G 类电源。这一优势与 TAS5624A 的低空闲损耗和高功率效率相结合,可实现行业领先水平的效率,从而确保构建超级"绿色"系统。

TAS5624A 使用恒定电压增益。内部匹配的增益电阻保证了器件能够拥有较高的电源抑制比,从而使输出电压只取决于音频输入电压,不受任何电源的影响。


TAS5624A 的高集成度使得放大器易于使用;另外,使用 TI 的参考原理图和 PCB 布局缩短了设计时间。TAS5624A 采用节省空间的表面贴装 44 引脚HTSSOP 封装。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TAS5624A	HTSSOP (44)	14.00mm x 6.10mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## TAS5624A 典型应用框图





## 目录

1				
•	特性1		9.1 Overview	
2	应用 1		9.2 Functional Block Diagrams	12
3	说明1		9.3 Feature Description	
4	修订历史记录 2		9.4 Device Functional Modes	18
5	Device Comparison Table	10	Application and Implementation	19
6	Pin Configuration and Functions 4		10.1 Application Information	19
7	Specifications		10.2 Typical Applications	19
′		11	Power Supply Recommendations	<mark>27</mark>
	· · · · · · · · · · · · · · · · · · ·		11.1 Power Supplies	<mark>27</mark>
	· = · · · · · · · · · · · · · · · ·		11.2 Boot Strap Supply	<mark>27</mark>
	· · · · · · · · · · · · · · · · · · ·	12	Layout	28
	7.4 Thermal Information		12.1 Layout Guidelines	
			12.2 Layout Example	
	7.6 Electrical Characteristics – Audio Specification Stereo (BTL)	13	器件和文档支持	
	7.7 Electrical Characteristics – Audio Specification 4		13.1 器件支持	32
	Channels (SE) 8		13.2 文档支持	32
	7.8 Electrical Characteristics – Audio Specification Mono		13.3 社区资源	32
	(PBTL) 9		13.4 商标	32
	7.9 Typical Characteristics9		13.5 静电放电警告	32
8	Parameter Measurement Information 12		13.6 Glossary	32
9	Detailed Description 12	14	机械、封装和可订购信息	

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

## Changes from Original (May 2012) to Revision A

Page




## 5 Device Comparison Table

FEATURES	TAS5624A	TAS5612A	TAS5612LA	TAS5614A	TAS5614LA	TAS5622A
Maximum Power to Single- Ended Load	75		65		75	65
Maximum Power to Bridge Tied Load	200	165	125	200	150	150
Maximum Power to Parallel Bridge Tied Load	400	250	250	300	300	300
Minimum Supported Single- Ended Load	2		2		2	2
Minimum Supported Bridge Tied Load	3	3	4	3	4	3
Minimum Supported Parallel Bridge Tied Load	1.5	2	2	2	2	2
Closed-Loop and Open-Loop	Closed	Closed	Closed	Closed	Closed	Closed
Maximum Speaker Outputs (#)	4	2	4	2	4	2
Input Type	PWM	PWM	PWM	PWM	PWM	PWM
Control Type	Hardware	Hardware	Hardware	Hardware	Hardware	Hardware



## 6 Pin Configuration and Functions

#### DDV Package 44-Pin HTSSOP Top View



#### **Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION <sup>(2)</sup>		
NAME	NO.	IIFE\/	DESCRIPTION 7		
AVDD	13	Р	Internal voltage regulator, analog section		
BST_A	44	Р	Bootstrap pin, A-side		
BST_B	43	Р	Bootstrap pin, B-side		
BST_C	24	Р	Bootstrap pin, C-side		
BST_D	23	Р	Bootstrap pin, D-side		
C_START	7	0	Start-up ramp		
CLIP	18	0	Clipping warning; open-drain; active-low		
DVDD	8	Р	Internal voltage regulator, digital section		
FAULT	16	0	Shutdown signal, open-drain; active-low		
GND	9, 10, 11, 12, 25, 26, 33, 34, 41, 42	Р	Ground		
GVDD_AB	1	Р	Gate-drive voltage supply; AB-side		
GVDD_CD	22	Р	Gate-drive voltage supply; CD-side		
INPUT_A	5	I	PWM Input signal for half-bridge A		
INPUT_B	6	I	PWM Input signal for half-bridge B		
INPUT_C	14	I	PWM Input signal for half-bridge C		
INPUT_D	15	I	PWM Input signal for half-bridge D		
M1	19	I	Mode selection 1 (LSB)		
M2	20	I	Mode selection 2		
M3	21	ı	Mode selection 3 (MSB)		

<sup>(1)</sup> I = Input, O = Output, and P = Power

<sup>(2)</sup> Located on the top side of the device for convenient thermal coupling to the heat sink.



## Pin Functions (continued)

	PIN NAME NO.		DESCRIPTION <sup>(2)</sup>
NAME			DESCRIPTION(-)
OC_ADJ	3	0	Overcurrent threshold programming pin
OTW	17	0	Overtemperature warning; open-drain; active-low
OUT_A	39, 40	0	Output, half-bridge A
OUT_B	35	0	Output, half-bridge B
OUT_C	32	0	Output, half-bridge C
OUT_D	27, 28	0	Output, half-bridge D
PowerPAD™	_	Р	Ground, connect to grounded heat sink
PVDD_AB	36, 37, 38	Р	PVDD supply for half-bridge A and B
PVDD_CD	29, 30, 31	Р	PVDD supply for half-bridge C and D
RESET	4	I	Device reset Input; active-low
VDD	2	Р	Input power supply

## **Mode Selection Pins**

MODE PINS		DIAMA Immust(1)	OUTPUT CONFIGURATION	INPUT A	INPUT B	INPUT C	INPUT D	MODE	
М3	M2	M1	PWM Input <sup>(1)</sup>	OUTPUT CONFIGURATION	INPULA	INPULB	INPUT	INPULD	MODE
0	0	0	2N + 1	2 × BTL	PWMa	PWMb	PWMc	PWMd	AD Mode
0	0	1	1N + 1 <sup>(2)</sup>	2 × BTL	PWMa	Unused	PWMc	Unused	AD Mode
0	1	0	2N + 1	2 × BTL	PWMa	PWMb	PWMc	PWMd	BD Mode
0	1	1	1N + 1 <sup>(2)</sup>	1 x BTL + 2 x SE	PWMa	Unused	PWMc	PWMd	AD Mode
1	0	0	2N + 1	1 x PBTL	PWMa	PWMb	0	0	AD Mode
1	0	0	1N + 1 <sup>(2)</sup>	1 x PBTL	PWMa	Unused	0	1	AD Mode
1	0	0	2N + 1	1 × PBTL	PWMa	PWMb	1	0	BD Mode
1	0	1	1N + 1	4 × SE <sup>(3)</sup>	PWMa	PWMb	PWMc	PWMd	AD Mode

- The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode. Using 1N interface in BTL and PBTL mode results in increased DC offset on the output terminals.

  The 4 x SE mode can be used as 1 x BTL + 2 x SE configuration by feeding a 2N PWM signal to either INPUT\_AB or INPUT\_CD for improved DC offset accuracy



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1)

	MIN	MAX	UNIT
VDD to GND, GVDD_X <sup>(2)</sup> to GND	-0.3	13.2	V
PVDD_X <sup>(2)</sup> to GND, OUT_X to GND, BST_X to GVDD_X <sup>(2)</sup>	-0.3	50	V
BST_X to GND <sup>(3)</sup>	-0.3	62.5	V
DVDD to GND	-0.3	4.2	V
AVDD to GND	-0.3	8.5	V
OC_ADJ, M1, M2, M3, C_START, INPUT_X to GND	-0.3	4.2	V
RESET, FAULT, OTW, CLIP, to GND	-0.3	4.2	V
Maximum continuous sink current (FAULT, OTW, CLIP)		9	mA
Maximum operating junction temperature, T <sub>J</sub>	0	150	°C
Lead temperature	260	260	°C
Storage temperature, T <sub>stg</sub>	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

				MIN	NOM	MAX	UNIT
PVDD_X	Full-bridge supply		DC supply voltage	12	36	38	V
GVDD_X	Supply for logic regulato circuitry	rs and gate-drive	DC supply voltage	10.8	12	13.2	V
VDD	Digital regulator supply v	roltage	DC supply voltage	10.8	12	13.2	V
		BTL	Output filter: L = 10 uH, 1 μF.	2.5	4		
$R_L$	Load impedance	SE	Output AD modulation,	1.5	3		Ω
		PBTL	switching frequency > 350 kHz.	1.5	2		
L <sub>OUTPUT</sub>	Output filter inductance	·	Minimum inductance at overcurrent limit, including inductor tolerance, temperature and possible inductor saturation	5			μΗ
F <sub>PWM</sub>	PWM frame rate			352	384	500	kHz
C <sub>PVDD</sub>	PVDD close decoupling	capacitors		0.44	1		μF
C START	Start up ramp capacitar		BTL and PBTL configuration		100		nF
C_START	Start-up ramp capacitor		SE and 1 x BTL+ 2 x SE configuration		1		μF
R <sub>OC</sub>	Overcurrent programmin	g resistor	Resistor tolerance = 5%	24		33	kΩ
R <sub>OC_LATCHED</sub>	Overcurrent programmin	g resistor	Resistor tolerance = 5%	47	62	68	kΩ
TJ	Junction temperature			0		125	°C

<sup>(2)</sup> GVDD\_X and PVDD\_X represents a full-bridge gate drive or power supply. GVDD\_X is GVDD\_AB or GVDD\_CD, PVDD\_X is PVDD\_AB or PVDD\_CD

<sup>(3)</sup> Maximum BST\_X to GND voltage is the sum of maximum PVDD to GND and GVDD to GND voltages minus a diode drop.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		UNIT
		44 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	1.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	1.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	1.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

 $PVDD\_X = 36 \text{ V, } GVDD\_X = 12 \text{ V, } VDD = 12 \text{ V, } T_{\mathbb{C}} \text{ (case temperature)} = 75^{\circ}\text{C, } f_{\mathbb{S}} = 384 \text{ kHz, unless otherwise specified.}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOLTAGE	REGULATOR AND CURRENT CONSUMPT	TION				
DVDD	Voltage regulator, only used as a reference node	VDD = 12 V	3	3.3	3.6	V
AVDD	Voltage regulator, only used as a reference node	VDD = 12 V		7.8		٧
1	VDD sometimes at	Operating, 50% duty cycle		20		A
$I_{VDD}$	VDD supply current	Idle, reset mode		20		mA
	0.1	50% duty cycle		12		
IGVDD_X	Gate-supply current per full-bridge	Reset mode		3		mA
		50% duty cycle without load		15		
I <sub>PVDD X</sub>	Full-bridge idle current	RESET low		1.9		mA
_		VDD and GVDD_X at 0 V		0.4		
OUTPUT-STAGE MO	SFETs	'	1			
R <sub>DS(on), LS</sub>	Drain-to-source resistance, low-side (LS)	T <sub>J</sub> = 25°C, excludes metallization resistance,		40		mΩ
R <sub>DS(on), HS</sub>	Drain-to-source resistance, high-side (HS)	GVDD = 12 V		40		mΩ
I/O PROTECTION						
$V_{uvp,GVDD}$	Undervoltage protection limit, GVDD_X			8.5		V
V <sub>uvp,GVDD, hyst</sub> (1)	Undervoltage protection limit, GVDD_X			0.7		V
$V_{uvp,VDD}$	Undervoltage protection limit, VDD			8.5		V
V <sub>uvp,VDD, hyst</sub> (1)	Undervoltage protection limit, VDD			0.7		V
$V_{uvp,PVDD}$	Undervoltage protection limit, PVDD_X			8.5		V
V <sub>uvp,PVDD,hyst</sub> (1)	Undervoltage protection limit, PVDD_X			0.7		V
OTW <sup>(1)</sup>	Overtemperature warning		115	125	135	°C
OTW <sub>hyst</sub> <sup>(1)</sup>	Temperature drop needed below OTW temperature for OTW to be inactive after OTW event.			25		°C
OTE <sup>(1)</sup>	Overtemperature error		145	155	165	°C
OTE-OTW <sub>differential</sub> (1)	OTE-OTW differential			30		°C
OTE <sub>HYST</sub> (1)	A device reset is needed to clear FAULT after an OTE event			25		°C
OLPC	Overload protection counter	f <sub>PWM</sub> = 384 kHz		2.6		ms
loc	Overcurrent limit protection	Resistor-programmable, nominal peak current in 1- $\Omega$ load, ROC = 24 k $\Omega$		15		Α
I <sub>OC_LATCHED</sub>	Overcurrent limit protection, latched	Resistor-programmable, nominal peak current in 1- $\Omega$ load, ROC = 62 k $\Omega$		15		Α
I <sub>OCT</sub>	Overcurrent response time	Time from application of short condition to Hi-Z of affected half-bridge		150		ns
I <sub>PD</sub>	Internal pulldown resistor at output of each half-bridge	Connected when RESET is active to provide bootstrap charge. Not used in SE mode.		3		mA

<sup>(1)</sup> Specified by design.



### **Electrical Characteristics (continued)**

 $PVDD_X = 36 \text{ V}$ ,  $GVDD_X = 12 \text{ V}$ , VDD = 12 V,  $T_C$  (case temperature) =  $75^{\circ}C$ ,  $f_S = 384 \text{ kHz}$ , unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC DIGITAL	L SPECIFICATIONS					
V <sub>IH</sub>	High level input voltage	INPUT X, M1, M2, M3, RESET	1.9			V
$V_{IL}$	Low level input voltage	INPUT_X, MT, M2, M3, RESET			8.0	V
LEAKAGE	Input leakage current				100	μΑ
OTW / SHUTDO	WN (FAULT)					
R <sub>INT_PU</sub>	Internal pullup resistance, OTW, CLIP, FAULT to DVDD		20	26	33	kΩ
V <sub>OH</sub>	High level output voltage	Internal pullup resistor	3	3.3	3.6	V
V <sub>OL</sub>	Low level output voltage	I <sub>O</sub> = 4 mA		200	500	mV
FANOUT	Device fanout OTW, FAULT, CLIP	No external pullup		30		devices

## 7.6 Electrical Characteristics – Audio Specification Stereo (BTL)

Audio performance is recorded as a chipset consisting of a *TAS5558 8-Channel HD Compatible Audio Processor with ASRC and PWM Output* (SLES273), PWM Processor (modulation index limited to 97.7%) and a TAS5624A power stage with PCB and system configurations in accordance with recommended guidelines.

Audio frequency = 1 kHz, PVDD\_X = 36 V, GVDD\_X = 12 V,  $R_L$  = 4  $\Omega$ ,  $f_S$  = 384 kHz,  $R_{OC}$  = 24 k $\Omega$ ,  $T_C$  = 75°C, Output Filter:  $L_{DEM}$  = 10  $\mu$ H,  $C_{DEM}$  = 1  $\mu$ F, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$R_L = 3 \Omega$ , 10% THD+N	200		
Po	Power output per channel	$R_L = 4 \Omega$ , 10% THD+N	150		W
		$R_L = 3 \Omega$ , 1% THD+N	160		VV
		$R_L = 4 \Omega$ , 1% THD+N	125		
THD+N	Total harmonic distortion + noise	1-W, 1-kHz signal	0.025%		
$V_n$	Output integrated noise	A-weighted, AES17 measuring filter	180		μV
Vos	Output offset voltage	No signal	10	20	mV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, AES17 measuring filter	105		dB
DNR	Dynamic range	A-weighted, -60 dBFS (rel 1% THD+N)	105		dB
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0, channels switching <sup>(2)</sup>	1		W

<sup>(1)</sup> SNR is calculated relative to 1% THD-N output level.

#### 7.7 Electrical Characteristics – Audio Specification 4 Channels (SE)

Audio performance is recorded as a chipset consisting of a TASxxxx, PWM Processor (modulation index limited to 97.7%) and a TAS5624A power stage with PCB and system configurations in accordance with recommended guidelines.

Audio frequency = 1 kHz, PVDD\_X = 36 V, GVDD\_X = 12V,  $R_L$  = 4  $\Omega$ ,  $f_S$  = 384 kHz, R = 24 k $\Omega$ ,  $T_C$  = 75°C, Output Filter:  $L_{DEM}$  = 10  $\mu$ H,  $C_{DEM}$  = 1  $\mu$ F,  $C_{DCB}$  = 470  $\mu$ F, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Ь	Dower output nor channel	$R_L = 3 \Omega$ , 10% THD+N	50		W
Po	Power output per channel	$R_L = 3 \Omega$ , 1% THD+N	42		VV
THD+N	Total harmonic distortion + noise	1-W, 1-kHz signal	0.025%		
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 measuring filter	180		μV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, AES17 measuring filter	102		dB
DNR	Dynamic range	A-weighted, -60 dBFS (rel 1% THD+N)	102		dB
P <sub>idle</sub>	Power dissipation due to Idle losses (IPVDD_X)	P <sub>O</sub> = 0, channels switching <sup>(2)</sup>	1		W

<sup>(1)</sup> SNR is calculated relative to 1% THD-N output level.

<sup>(2)</sup> Actual system idle losses also are affected by core losses of output inductors.

Actual system idle losses also are affected by core losses of output inductors.



## 7.8 Electrical Characteristics – Audio Specification Mono (PBTL)

Audio performance is recorded as a chipset consisting of a TASxxxx, PWM Processor (modulation index limited to 97.7%) and a TAS5624A power stage with PCB and system configurations in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 36 V, GVDD\_X = 12 V,  $R_L = 4 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 24$  k $\Omega$ ,  $T_C = 75$ °C, Output Filter:  $L_{DEM} = 10 \mu H$ ,  $C_{DEM} = 1 \mu F$ , unless otherwise noted.


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		R <sub>L</sub> = 1.5 Ω, 10%, THD+N	400		
		R <sub>L</sub> = 2 Ω, 10% THD+N	300		
Po	Davis autout was abased	$R_L = 4 \Omega$ , 10% THD+N	160		Ī ,,,
	Power output per channel	$R_L = 1.5 \Omega$ , 1% THD+N	320		W
		R <sub>L</sub> = 2 Ω, 1% THD+N	250		
		R <sub>L</sub> = 4 Ω, 1% THD+N	130		
THD+N	Total harmonic distortion + noise	1-W, 1-kHz signal	0.025%		
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 measuring filter	180		μV
Vos	Output offset voltage	No signal	10	20	mV
SNR	Signal-to-noise ratio (1)	A-weighted, AES17 measuring filter	105		dB
DNR	Dynamic range	A-weighted, -60 dBFS (rel 1% THD)	105		dB
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0, All channels switching <sup>(2)</sup>	1		W

<sup>(1)</sup> SNR is calculated relative to 1% THD-N output level.

## 7.9 Typical Characteristics

#### 7.9.1 BTL Configuration

Measurement conditions are: 1 kHz, PVDD\_X = 36 V, GVDD\_X = 12 V, R<sub>L</sub> = 4  $\Omega$ , f<sub>S</sub> = 384 kHz, R<sub>OC</sub> = 24 k $\Omega$ , T<sub>C</sub> = 75°C, Output Filter: L<sub>DEM</sub> = 10  $\mu$ H, C<sub>DEM</sub> = 1  $\mu$ F, 20-Hz to 20-kHz BW (AES17 lowpass filter), unless otherwise noted.






Figure 2. Output Power vs Supply Voltage vs Distortion + Noise = 10%

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.

## TEXAS INSTRUMENTS

## **BTL Configuration (continued)**

Measurement conditions are: 1 kHz, PVDD\_X = 36 V, GVDD\_X = 12 V,  $R_L$  = 4  $\Omega$ ,  $f_S$  = 384 kHz,  $R_{OC}$  = 24 k $\Omega$ ,  $T_C$  = 75°C, Output Filter:  $L_{DEM}$  = 10  $\mu$ H,  $C_{DEM}$  = 1  $\mu$ F, 20-Hz to 20-kHz BW (AES17 lowpass filter), unless otherwise noted.




Figure 7. Output Power vs Temperature

Tc - Case Temperature - °C

10 20 30 40 50 60 70 80 90 100 110

THD+N at 10%

Figure 8. Noise Amplitude vs Frequency

-120

-140

-160

-170

-180

-200

4k 6k

8k

2k

100

60

40

20

0 -10 3Ω 4Ω 8Ω

10k 12k 14k 16k 18k 20k 22k 24k



#### 7.9.2 SE Configuration

Measurement conditions are: 1 kHz, PVDD\_X = 36 V, GVDD\_X = 12 V, R<sub>L</sub> = 4  $\Omega$ , f<sub>S</sub> = 384 kHz, R<sub>OC</sub> = 24 k $\Omega$ , T<sub>C</sub> = 75°C, Output Filter: L<sub>DEM</sub> = 10  $\mu$ H, C<sub>DEM</sub> = 1  $\mu$ F, C<sub>DCB</sub> = 470  $\mu$ F, 20-Hz to 20-kHz BW (AES17 lowpass filter), unless otherwise noted.




Figure 9. Total Harmonic Distortion + Noise vs Output Power




Figure 10. Output Power vs Supply Voltage

#### 7.9.3 PBTL Configuration

Measurement conditions are: 1 kHz, PVDD\_X = 36 V, GVDD\_X = 12 V,  $R_L = 4 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 24$  k $\Omega$ ,  $T_C = 75$ °C, Output Filter:  $L_{DEM} = 10 \mu$ H,  $C_{DEM} = 1 \mu$ F, 20-Hz to 20-kHz BW (AES17 lowpass filter), unless otherwise noted.




Figure 11. Total Harmonic Distortion + Noise vs Output Power




Figure 12. Output Power vs Supply Voltage



#### 8 Parameter Measurement Information


All parameters are measured according to the conditions described in the Specifications section.

## 9 Detailed Description

#### 9.1 Overview

TAS5624A is a PWM input, audio PWM (class-D) amplifier. the output of the TAS5624A can be configured for single-ended, bridge-tied load (BTL) or parallel BTL (PBTL) output. It requires two railes for power supply, PVDD and 12 V (GVDD and VDD). Figure 13 shows typical connections for BTL outputs. A detailed schematic can be viewed in *TAS5624A EVM User's Guide* (SLAU376).

## 9.2 Functional Block Diagrams



(1) Logic AND is inside or outside the microprocessor

Figure 13. Typical System Block Diagram



## **Functional Block Diagrams (continued)**




Figure 14. Functional Block Diagram

#### 9.3 Feature Description

#### 9.3.1 System Power-Up and Power-Down Sequence

## 9.3.1.1 Powering Up

The TAS5624A does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD\_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the <u>Electrical Characteristics</u> table of this data sheet). Although not specifically required, TI recommends to hold RESET in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

#### 9.3.1.2 Powering Down

The TAS5624A does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD\_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the *Electrical Characteristics* table of this data sheet). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks.

## 9.3.2 Start-Up and Shutdown Ramp Sequence

The integrated start-up and stop sequence ensures a click-free and pop-free start-up and shutdown sequence of the amplifier. The start-up sequence uses a voltage ramp with a duration set by the CSTART capacitor. The sequence uses the input PWM signals to generate output PWM signals, hence input idle PWM must be present during both start-up and shutdown ramping sequences.

VDD, GVDD\_X and PVDD\_X power supplies must be turned on and with settled outputs before starting the start-up ramp by setting RESET high.

During start-up and shutdown ramp, the input PWM signals must be in muted condition with the PWM processor noise shaper activity turned off (50% duty cycle).

The duration of the start-up and shutdown ramp is 100 ms + X ms, where X is the CSTART capacitor value in nF.

TI recommends using a 100-nF CSTART in BTL and PBTL mode and 1  $\mu$ F in SE mode configuration. This results in ramp times of 200 ms and 1.1 s respectively. The longer ramp time in SE configuration allows charge and discharge of the output AC-coupling capacitor without audible artifacts.




Figure 15. Start-Up and Shutdown Ramp



### **Feature Description (continued)**

#### 9.3.3 Unused Output Channels

If all available output channels are not used, TI recommends disabling of unused output nodes to reduce power consumption. Furthermore by disabling unused output channels the cost of unused output LC demodulation filters can be avoided.

Disabling a channel is done by leave the bootstrap capacitor (BST) unstuffed and connecting the respective input to GND. The unused output pins can be left floating.

#### NOTE

The PVDD decoupling capacitors must still be mounted.

**Table 1. Unused Output Channels** 

OPERATIN G MODE	PWM INPUT	OUTPUT CONFIGURATION	UNUSED CHANNEL	INPUT_A	INPUT_B	INPUT_C	INPUT_D	UNSTUFFED COMPONENT		
000	2N + 1									
001	1N + 1	2 × BTL	AB CD	GND PWMa		PWMc GND	PWMd GND	BST_A & BST_B capacitor BST_C & BST_D capacitor		
010	2N + 1		OB					DoT_O & DOT_D capacitor		
			Α	GND	PWMb	PWMc	PWMd	BST_A capacitor		
404	411.4	405	В	PWMa	GND	PWMc	PWMd	BST_B capacitor		
101	1N + 1	4 × SE	С	PWMa	PWMb	GND	PWMd	BST_C capacitor		
			D	PWMa	PWMb	PWMc	GND	BST_D capacitor		

#### 9.3.4 Device Protection System

The TAS5624A contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5624A responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the FAULT pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, that is, the supply voltage has increased.

The device will function on errors, as shown in Table 2.

**Table 2. Device Protection** 

BTL MOI	DE	PBTL MO	DE	SE MODE		
CHANNEL FAULT	TURNS OFF	CHANNEL FAULT	TURNS OFF	CHANNEL FAULT	TURNS OFF	
А	A . D	Α		A	A + B	
В	A + B	В		В		
С	C . D	С	A+B+C+D	С	0 . 0	
D	C + D	D		D	C + D	

Bootstrap UVP does not shutdown according to the table, it shuts down the respective high-side FET.

## 9.3.5 Pin-to-Pin Short-Circuit Protection (PPSC)

The PPSC detection system protects the device from permanent damage if a power output pin (OUT\_X) is shorted to GND or PVDD\_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at start-up, for example, when VDD is supplied, consequently a short to either GND or PVDD\_X after system start-up does not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed, the device then continues the start-up sequence and starts switching. The detection is controlled globally by a two-step sequence. The first step ensures that there are no shorts from OUT\_X to GND, the second step tests that there are no shorts from OUT\_X to PVDD X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The



typical duration is < 15 ms/ $\mu$ F. While the PPSC detection is in progress, FAULT is kept low, and the device will not react to changes applied to the RESET pins. If no shorts are present the PPSC detection passes, and FAULT is released. A device reset will not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations, the detection is not performed in SE mode. To make sure not to trip the PPSC detection system, TI recommends not to insert resistive load to GND or PVDD\_X.

#### 9.3.6 Overtemperature Protection

The TAS5624A has a two-level, temperature-protection system that asserts an active-low warning signal (\$\overline{OTW}\$) when the device junction temperature exceeds 125°C (typical). If the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and \$\overline{FAULT}\$ being asserted low. OTE is latched in this case. To clear the OTE latch, \$\overline{RESET}\$ must be asserted. Thereafter, the device resumes normal operation.

## 9.3.7 Overtemperature Warning, OTW


The overtemperature warning OTW asserts when the junction temperature has exceeded recommended operating temperature. Operation at junction temperatures above OTW threshold is exceeding recommended operation conditions and is strongly advised to avoid.

If  $\overline{\text{OTW}}$  as<u>serts</u>, take action to reduce power dissipation to allow junction temperature to decrease until it gets below the  $\overline{\text{OTW}}$  hysteresis threshold. This action can be decreasing audio volume or turning on a system cooling fan.

#### 9.3.8 Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the TAS5624A fully protect the device in any power-up, power-down, or brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD\_X and VDD supply voltages reach stated in the *Electrical Characteristics* table. Although GVDD\_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD\_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and FAULT being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

#### 9.3.9 Error Reporting



TI recommends monitoring the  $\overline{\text{OTW}}$  signal using the system microcontroller and responding to an overtemperature warning signal by, for example, turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on FAULT, CLIP, and OTW outputs. See *Electrical Characteristics* table for actual values.

The FAULT and OTW pins are active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the  $\overline{\text{FAULT}}$  pin going low. Likewise,  $\overline{\text{OTW}}$  goes low when the device junction temperature exceeds 125°C (see Table 3).

**Table 3. Error Reporting** 

FAULT	OTW	DESCRIPTION
0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	1	Overload (OLP) or undervoltage (UVP)
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)



## 9.3.10 Fault Handling

If a fault situation occurs while in operation, the device will act accordingly to the fault being a global or a channel fault. A global fault is a chip-wide fault situation and causes all PWM activity of the device to shut down, and will assert FAULT low. A global fault is a latching fault and clearing FAULT and restart operation requires resetting the device by toggling RESET. Toggling RESET must never be allowed with excessive system temperature, so it is advised to monitor RESET by a system microcontroller and only allow releasing RESET (RESET high) if the OTW signal is cleared (high). A channel fault will result in shutdown of the PWM activity of the affected channels. Asserting RESET low forces the FAULT signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system microcontroller and responding to an overtemperature warning signal by, for example, turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

**FAULT AND** GLOBAL OR REPORTING LATCHED AND **ACTION NEEDED TO FAULT AND EVENT** EVENT **OUTPUT FETs CHANNEL METHOD SELF CLEARING CLEAR** DESCRIPTION PVDD X UVP VDD UVP Increase affected supply Voltage Fault Global FAULT Pin Self-Clearing Hi-Z GVDD X UVP AVDD UVP Power On POR (DVDD UVP) FAULT Pin Allow DVDD to rise Global Self-Clearing H-Z Reset Allow BST cap to recharge Channel BST UVP Voltage Fault None Self-Clearing HighSide Off (half-bridge) (lowside on, VDD 12 V) Cool below lower OTW Thermal OTW Pin OTW Global Self-Clearing Normal operation Warning threshold Thermal FAULT Pin Toggle RESET OTE (OTSD) Global Latched Hi-Z Shutdown OLP (CBC > 2.6ms) OC shutdown Channel FAULT Pin Latched Toggle RESET Hi-Z Latched OC (ROC > 47k) OC shutdown FAULT Pin Toggle RESET Channel Latched Hi-7 Flip state, cycle by Reduce signal level or CBC (24k < ROC < 33k) **OC** Limiting Channel None Self-Clearing cycle at fs / 2 remove short Stuck at Fault<sup>(1)</sup> No PWM Channel Self-Clearing Resume PWM Hi-Z None (1 to 3 channels) Stuck at Fault (1) No PWM Global None Self-Clearing Resume PWM Hi-Z (All channels)

**Table 4. Fault Handling** 

#### 9.3.11 Device Reset

When RESET is asserted low, all power-stage FETs in the four half-bridges are forced into a high-impedance (Hi-Z) state.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs. In the SE mode, the output is forced into a high impedance state when asserting the reset input low. Asserting reset input low removes any fault information to be signaled on the FAULT output, that is, FAULT is forced high. A rising-edge transition on reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of RESET must occur no sooner than 4 ms after the falling edge of FAULT.

#### 9.3.12 System Design Consideration

A rising-edge transition on RESET input allows the device to execute the start-up sequence and starts switching.

Apply audio only according to the timing information for start-up and shutdown sequence. That will start and stop the amplifier without audible artifacts in the output transducers.

The CLIP signal indicates that the output is approaching clipping (when output PWM starts skipping pulses due to loop filter saturation). The signal can be used to initiate an audio volume decrease or to adjust the power supply rail.

The device inverts the audio signal from input to output.

<sup>(1)</sup> Stuck at Fault occurs when input PWM drops below minimum PWM frame rate given in Recommended Operating Conditions.



The DVDD and AVDD pins are not recommended to be used as a voltage source for external circuitry.

## 9.4 Device Functional Modes

There are three main output modes that the user can configure the device as per application requirement. In addition, there are two PWM modulation modes, AD and BD. AD modulation can have single-ended (SE) or differential analog inputs. AD modulation can also be configured to have SE, BTL, BTL + SE, or PBTL outputs. BD modulation requires differential analog inputs. BD modulation can only be configured in BTL or PBTL mode.



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular use cases. Each of these configurations can be realized using the evaluation modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit the E2E Forum at <a href="https://www.e2e.ti.com">www.e2e.ti.com</a> for design assistance and join the audio amplifier discussion forum for additional information.

#### 10.2 Typical Applications

#### 10.2.1 Typical BTL Application

See Figure 16 for application schematic. In this application, differential PWM inputs are used with AD modulation from the PWM modulator (TAS5558). AD modulation scheme is defined as PWM(+) as opposite polarity from PWM(-).






Figure 16. Typical Differential (2N) BTL Application With AD Modulation Filters



#### 10.2.1.1 Design Requirements

Table 5 lists the design parameters of Figure 16.

**Table 5. Design Requirements** 

PARAMETER	VALUE
Digital regulator supply	12 V
Full-bridge power supply	12 V to 38 V
PWM modulator	TAS5558
Output filters	Inductor-capacitor lowpass filter
Speaker	2.5 Ω minimum

#### 10.2.1.2 Detailed Design Procedure

Using Figure 16 as a guide, integrate the hardware into the system schematic.

Following the recommended component placement, schematic layout and routing given in *Layout Example*, integrate the device and its supporting components into the system PCB file.

- The most critical section of the circuit is the power supply inputs, the amplifier output signals, and the high-frequency signals which go to the serial audio port. TI recommends that these be constructed to ensure they are given precedent as design trade-offs are made.
- For questions and support go to the E2E Forum at www.e2e.ti.com. If it is necessary to deviate from the recommended layout, please visit the E2E Forum to request a layout review.

#### 10.2.1.2.1 Pin Connections


- Pin 1 GVDD\_AB is the gate-drive voltage for half-bridges A and B. It needs a 3.3-Ω isolation resistor and a 0.1-μF decoupling capacitor.
- Pin 2 VDD is the supply for internal voltage regulators AVDD and DVDD. It needs a 10-μF bulk capacitor and a 0.1-μF decoupling capacitor.
- Pin 3 Roc adjust is the overcurrent programming resistor. Depending on the application, this resistor can be between 24 k $\Omega$  to 68 k $\Omega$ .
- Pin 4 RESET pin when asserted, it keeps outputs Hi-Z and no PWM switching. This pin can be controlled by a microprocessor.
- Pins 5 and 6 These are PWM(+) and PWM(–) pins with signals provided by a PWM modulator such as the TAS5558. These are PWM differential pairs.
- Pin 7 Start-up ramp capacitor must be 1 μF for SE configuration.
- Pin 8 Digital output supply pin is connected to 1-µF decoupling capacitor.
- Pins 9-12 Ground pins are connected to board ground.
- Pin 13 Analog output supply pin is connected to 1-μF decoupling capacitor.
- Pins 14 and 15 These are PWM(+) and PWM(-) pins with signals provided by a PWM modulator such as the TAS5558. These are PWM differential pair.
- Pin 16 Fault pin can be monitored by a microcontroller through GPIO pin. System can decide to assert reset or shutdown.
- Pin 17 Overtemperature warning pin can be monitored by a microcontroller through a GPIO pin. System can decide to turn on fan or lower output power.
- Pin 18 Output clip indicator can be monitored by a microcontroller through a GPIO pin. System can decide
  to lower the volume.
- Pins 19-21 Mode pins set the input and output configurations. For this configuration M1-M3 are grounded. These mode pins must be hardware configured, such as, not through GPIO pins from a microcontroller.
- Pin 22 GVDD\_CD is the gate-drive voltage for half-bridges C and D. This pin needs a 3.3-Ω isolation resistor and a 0.1-μF decoupling capacitor.
- Pins 23, 24, 43, 44 Bootstrap pins for half-bridges A, B, C, and D. Connect 33 nF from this pin to corresponding output pins.
- Pins 25, 26, 33, 34, 41, 42 These ground pins must be used to ground decoupling capacitors from PVDD\_X.
- Pins 27, 28, 32, 35, 39, 40 Output pins from half-bridges A, B, C, and D. Connect appropriate bootstrap



capacitors and differential LC filter as shown in Figure 20.

Pins 29, 30, 31, 36, 37, 38 - Power supply pins to half-bridges A, B, C, and D. A and B form a full-bridge and C and D form another full-bridge. A 470-μF bulk capacitor is recommended for each full-bridge power pins. Two 0.22-μF decoupling capacitors are placed on each full-bridge power pins. See Figure 20 for details.

## 10.2.1.3 Application Curves



#### 10.2.2 Typical SE Configuration

See Figure 19 for application schematic. In this application, four single-ended PWM inputs are used with AD modulation from the PWM modulator such as the TAS5558. AD modulation scheme is defined as PWM(+) is opposite polarity from PWM(-). The single-ended (SE) output configuration is often used to drive four independent channels in one TAS5622A device.






Figure 19. Typical (1N) SE Application




## 10.2.2.1 Design Requirements

Design Requirements lists the design parameters of Figure 19.

## 10.2.2.2 Detailed Design Procedure

Using Figure 16 as a guide, follow the design procedure in *Detailed Design Procedure*.

## 10.2.2.3 Application Curves





## 10.2.3 Typical PBTL Configuration




Figure 22. Typical Differential (2N) PBTL Application With AD Modulation Filter




## 10.2.3.1 Design Requirements

Design Requirements lists the design parameters of Figure 19.

## 10.2.3.2 Detailed Design Procedure

Using Figure 16 as a guide, follow the design procedure in *Detailed Design Procedure*.

## 10.2.3.3 Application Curves





## 11 Power Supply Recommendations

## 11.1 Power Supplies

To facilitate system design, the TAS5624A needs only a 12-V supply in addition to the (typical) 36-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, for example, the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

To provide outstanding electrical and acoustical characteristics, the PWM signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST\_X) and each full-bridge has separate power stage supply (PVDD\_X) and gate supply (GVDD\_X) pins. Furthermore, an additional pin (VDD) is provided as supply for all common circuits. Although supplied from the same 12-V source, TI highly recommends separating GVDD\_AB, GVDD\_CD, and VDD on the printed-circuit-board (PCB) by RC filters (see *Layout Example* for details). These RC filters provide the recommended high-frequency isolation. Pay special attention to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided.

Pay special attention to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each full-bridge has independent power-stage supply pins (PVDD\_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD\_X connection is decoupled with minimum 2x, 220-nF ceramic capacitors placed as close as possible to each supply pin. TI recommends following the PCB layout of the TAS5624A reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The 12-V supply must be from a low-noise, low-output-impedance voltage regulator. Likewise, the 36-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on reset circuit. Moreover, the TAS5624A is fully protected against erroneous power-stage turn on due to parasitic gate charging when power supplies are applied. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see the *Recommended Operating Conditions* table of this data sheet).

#### 11.2 Boot Strap Supply

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_X) to the power-stage output pin (OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD\_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 300 kHz to 400 kHz, TI recommends using 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.



## 12 Layout

#### 12.1 Layout Guidelines

#### 12.1.1 PCB Material Recommendation

FR-4 Glass Epoxy material with 1-oz. (35-µm) is recommended for use with the TAS5624A. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance.

#### 12.1.2 PVDD Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. These capacitors must be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well-designed system power supply, 1000-µF, 50-V capacitors support most applications. The PVDD capacitors must be low-ESR types because they are used in a circuit associated with high-speed switching.

#### 12.1.3 Decoupling Capacitor Recommendation

To design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good-quality decoupling capacitors must be used. In practice, X5R or better must be used in this application.

The voltage of the decoupling capacitors must be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the close decoupling capacitor that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 50 V is required for use with a 36-V power supply.

See the TAS5624A EVM User's Guide, (SLAU376) for more details including bill of materials.

#### 12.1.4 Circuit Component and Printed-Circuit-Board Recommendation

These requirements must be followed to achieve best performance and reliability and minimum ground bounce at rated output power of TAS5624A.

#### 12.1.4.1 Circuit Component Requirements

A number of circuit components are critical to performance and reliability. They include LC filter inductors and capacitors, decoupling capacitors and the heat sink. The best detailed reference for these is the TAS5624A EVM BOM in the user's guide, which includes components that meet all the following requirements.

- High-frequency decoupling capacitors: small high-frequency decoupling capacitors are placed next to the IC to control switching spikes and keep high-frequency currents in a tight loop to achieve best performance and reliability and EMC. They must be high-quality ceramic parts with material like X7R or X5R and voltage ratings at least 30% greater than PVDD, to minimize loss of capacitance caused by applied DC voltage. (Capacitors made of materials like Y5V or Z5U must never be used in decoupling circuits or audio circuits because their capacitance falls dramatically with applied DC and AC voltage, often to 20% of rated value or less.)
- Bulk decoupling capacitors: large bulk decoupling capacitors are placed as close as possible to the IC to stabilize the power supply at lower frequencies. They must be high-quality aluminum parts with low ESR and ESL and voltage ratings at least 25% more than PVDD to handle power supply ripple currents and voltages.
- LC filter inductors: to maintain high efficiency, short-circuit protection, and low distortion, LC filter inductors must be linear to at least the OCP limit and must have low DC resistance and core losses. For SCP, minimum working inductance, including all variations of tolerance, temperature and current level, must be 5 µH. Inductance variation of more than 1% over the output current range can cause increased distortion.
- LC filter capacitors: to maintain low distortion and reliable operation, LC filter capacitors must be linear to twice the peak output voltage. For reliability, capacitors must be rated to handle the audio current generated in them by the maximum expected audio output voltage at the highest audio frequency.
- Heat sink: The heat sink must be fabricated with the PowerPAD contact area spaced 1.0 mm ±0.01 mm



#### **Layout Guidelines (continued)**

above mounting areas that contact the PCB surface. It must be supported mechanically at each end of the IC. This mounting ensures the correct pressure to provide good mechanical, thermal and electrical contact with TAS5624A PowerPAD. The PowerPAD contact area must be bare and must be interfaced to the PowerPAD with a thin layer (about 1 mill) of a thermal compound with high thermal conductivity.

#### 12.1.4.2 Printed-Circuit-Board Requirements

PCB layout, audio performance, EMC, and reliability are linked closely together, and solid grounding improves results in all these areas. The circuit produces high, fast-switching currents, and take care controlling current flow and minimizing voltage spikes and ground bounce at IC ground pins. Critical components must be placed for best performance and PCB traces must be sized for the high audio currents that the IC circuit produces.

Grounding: ground planes must be used to provide the lowest impedance and inductance for power and audio signal currents between the IC and its decoupling capacitors, LC filters and power supply connection. The area directly under the IC must be treated as central ground area for the device, and all IC grounds must be connected directly to that area. A matrix of vias must be used to connect that area to the ground plane. Ground planes can be interrupted by radial traces (traces pointing away from the IC), but they must never be interrupted by circular traces, which disconnect copper outside the circular trace from copper between it and the IC. Top and bottom areas that do not contain any power or signal traces must be flooded and connected with vias to the ground plane.

Decoupling capacitors: high-frequency decoupling capacitors must be located within 2 mm of the IC and connected directly to PVDD and GND pins with solid traces. Vias must not be used to complete these connections, but several vias must be used at each capacitor location to connect top ground directly to the ground plane. Placement of bulk decoupling capacitors is less critical, but they still must be placed as close as possible to the IC with strong ground return paths. Typically the heat sink sets the distance.


LC filters: LC filters must be placed as close as possible to the IC after the decoupling capacitors. The capacitors must have strong ground returns to the IC through top and bottom grounds for effective operation.

PCB copper must be at least 1-oz. thickness. PVDD and output traces must be wide enough to carry expected average currents without excessive temperature rise. PWM input traces must be kept short and close together on the input side of the IC and must be shielded with ground flood to avoid interference from high power switching signals.

The heat sink must be grounded well to the PCB near the IC, and a thin layer of highly conductive thermal compound (about 1 mill) must be used to connect the heat sink to the PowerPAD.

## TEXAS INSTRUMENTS

### 12.2 Layout Example



**Note T1**: Bottom and top layer ground plane areas are used to provide strong ground connections. The area under the IC must be treated as central ground, with IC grounds connected there and a strong via matrix connecting the area to bottom ground plane. The ground path from the IC to the power supply ground through top and bottom layers must be strong to provide very low impedance to high power and audio currents.

**Note T2**: Low impedance X7R or X5R ceramic high frequency decoupling capacitors must be placed within 2mm of PVDD and GND pins and connected directly to them and to top ground plane to provide good decoupling of high frequency currents for best performance and reliability. Their DC voltage rating must be 2 times PVDD.

**Note T3**: Low impedance electrolytic bulk decoupling capacitors must be placed as close as possible to the IC. Typically the heat sink sets the distance. Wide PVDD traces are routed on the top layer with direct connections to the pins, without going through vias.

**Note T4**: LC filter inductors and capacitors must be placed as close as possible to the IC after decoupling capacitors. Inductors must have low DC resistance and switching losses and must be linear to at least the OCP (over current protection) limit. Capacitors must be linear to at least twice the maximum output voltage and must be capable of conducting currents generated by the maximum expected high frequency output.


**Note T5**: Bulk decoupling capacitors and LC filter capacitors must have strong ground return paths through ground plane to the central ground area under the IC.

**Note T6**: The heat sink must have a good thermal and electrical connection to PCB ground and to the IC PowerPAD. It must be connected to the PowerPad through a thin layer, about 1 mil, of highly conductive thermal compound.

Figure 25. Printed-Circuit-Board - Top Layer



## **Layout Example (continued)**



**Note B1**: A wide PVDD bus and a wide ground path must be used to provide very low impedance to high power and audio currents to the power supply. Top and bottom ground planes must be connected with vias at many points to reinforce the ground connections.

Note B2: Wide output traces can be routed on the bottom layer and connected to output pins with strong via arrays.

Figure 26. Printed-Circuit-Board - Bottom Layer



## 13 器件和文档支持

### 13.1 器件支持

- 《具有 ASRC 和 PWM 输出的 8 通道 HD 可兼容音频处理器》(文献编号: TAS5558)
- 《150W 立体声/300W 单声道 PurePath HD 数字输入 D 类功率级》(文献编号: TAS5624A)

## 13.2 文档支持

#### 13.2.1 相关文档

- 音频特性鉴定入门教程》(文献编号: SLAA641)
- 《计算音频放大器增益》(文献编号: SLOA105)
- 《TAS5558 具有 ASRC 和 PWM 输出的 8 通道 HD 可兼容音频处理器》(文献编号: SLES273)
- 《TAS5624A EVM 用户指南》(文献编号: SLAU376)

#### 13.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.4 商标

PurePath, PowerPAD, E2E are trademarks of Texas Instruments. 蓝光碟 is a trademark of Blu-ray Disk Association Association (BDA). All other trademarks are the property of their respective owners.

#### 13.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5624ADDV	ACTIVE	HTSSOP	DDV	44	35	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5624A	Samples
TAS5624ADDVR	ACTIVE	HTSSOP	DDV	44	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5624A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5624ADDVR	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TAS5624ADDVR	HTSSOP	DDV	44	2000	350.0	350.0	43.0	

## PACKAGE MATERIALS INFORMATION


www.ti.com 5-Jan-2022

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Package Type Pins		L (mm)	W (mm)	T (µm)	B (mm)
TAS5624ADDV	DDV	HTSSOP	44	35	530	11.89	3600	4.9




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206011/H







## NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. The exposed thermal pad is designed to be attached to an external heatsink.
- 6. Features may differ or may not be present.






NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司