
- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree<sup>†</sup>
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.


- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator With Fixed Delay Time of 200 ms, No External Capacitor Needed
- Temperature-Compensated Voltage Reference
- Maximum Supply Current of 40 μA
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from V<sub>DD</sub> ≥ 1.1 V
- SO-8 and MSOP-8 Packages

D or DGN PACKAGE (TOP VIEW)



## typical applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses Texas Instruments part numbers TPS3307-18 and SMJ320C6201B.



- Military applications using DSPs, Microcontrollers or Microprocessors
- Industrial Equipment
- Programmable Controls
- Military Systems

Figure 1. Applications Using the TPS3307-18

### description

The TPS3307-xx family is a series of micropower supply voltage supervisors designed for circuit initialization primarily in DSP and processor-based systems which require more than one supply voltage.

The TPS3307-18 and TPS3307-33 are designed for monitoring three independent supply voltages: 3.3 V/1.8 V/adj and 5V/3.3V/adj, respectively. The adjustable SENSE input allows the monitoring of any supply voltage >1.25 V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

### description (continued)

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.

#### SUPPLY VOLTAGE MONITORING

DE1//05	NOMINA	AL SUPERVISED	VOLTAGE	THRESHOLD VOLTAGE (TYP)			
DEVICE	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3	
TPS3307-18	3.3 V	1.8 V	User defined	2.93 V	1.68 V	1.25 V <sup>†</sup>	
TPS3307-33	5 V	3.3 V	User defined	4.55 V	2.93 V	1.25 V <sup>†</sup>	

<sup>†</sup>The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

During power-on,  $\overline{RESET}$  is asserted when the supply voltage  $V_{DD}$  becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps  $\overline{RESET}$  active as long as SENSEn remain below the threshold voltage  $V_{IT+}$ .

An internal timer delays the return of the  $\overline{RESET}$  output to the inactive state (high) to ensure proper system reset. The delay time,  $t_{dtyp}$  = 200 ms, starts after all SENSEn inputs have risen above the threshold voltage  $V_{IT+}$ . When the voltage at any SENSE input drops below the threshold voltage  $V_{IT-}$ , the  $\overline{RESET}$  output becomes active (low) again.

The TPS3307-xx family of devices incorporates a manual reset input,  $\overline{\text{MR}}$ . A low level at  $\overline{\text{MR}}$  causes  $\overline{\text{RESET}}$  to become active. In addition to the active-low  $\overline{\text{RESET}}$  output, the TPS3307-xx family includes an active-high RESET output.

The devices are available in either 8-pin MSOP or a standard 8-pin SO packages and are characterized for operation over a temperature range of –55°C to 125°C.

#### ORDERING INFORMATION

TA	PACKA	GE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	Small Outline (D)	Tape and Reel	TPS3307-18MDREP	30718E
-55°C to 125°C	PowerPad μ-Small Outline (DGN)	Tape and Reel	TPS3307-33MDGNREP	BNP

<sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


#### **FUNCTION/TRUTH TABLES**

MR	SENSE1 > V <sub>IT1</sub>	SENSE2 > V <sub>IT2</sub>	SENSE3 > V <sub>IT3</sub>	RESET	RESET
L	X	X	X	L	Н
Н	0	0	0	L	Н
Н	0	0	1	L	Н
Н	0	1	0	L	Н
Н	0	1	1	L	Н
Н	1	0	0	L	Н
Н	1	0	1	L	Н
Н	1	1	0	L	Н
Н	1	1	1	Н	L


X = Don't care



## functional block diagram



# timing diagram



# TPS3307-18-EP, TPS3307-33-EP TRIPLE PROCESSOR SUPERVISORS

SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	7 V
All other pins (see Note 1)	
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, IOH	
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	
Maximum junction temperature, T <sub>.j.</sub>	
Package thermal impedance, θ <sub>JA</sub> (see Note 2) D package	
DGN package	
Operating free-air temperature range, T <sub>A</sub>	–55°C to 125°C
Storage temperature range, T <sub>stq</sub> (see Note 3)	−65°C to 150°C
Soldering temperature	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000 h continuously.
- NOTE 2: The thermal impedance, θ<sub>JA</sub>, for the D package is determined for JEDEC high-K PCB (JESD51-7). The thermal impedance value for the DGN package is determined for Texas Instruments recommended assembly for PowerPAD packages. See Texas Instruments technical briefs SLMA002 and SLMA004 for more information about utilizing the PowerPAD thermally enhanced package. Thermal impedance, θ<sub>JA</sub>, values for the D and DGN packages using JEDEC low-K PCB (JESD51-3) are 215°C/W and 296°C/W, respectively.
- NOTE 3: Long-term, high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See <a href="http://www.ti.com/sc/ep">http://www.ti.com/sc/ep</a> for more information.

#### recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2	6	V
Input voltage at MR and SENSE3, VI	0	V <sub>DD</sub> +0.3	V
Input voltage at SENSE1 and SENSE2, V <sub>I</sub>	0	(V <sub>DD</sub> +0.3)V <sub>IT</sub> /1.25 V	V
High-level input voltage at MR, VIH	0.7xV <sub>DD</sub>		V
Low-level input voltage at MR, V <sub>IL</sub>		0.3×V <sub>DD</sub>	V
Input transition rise and fall rate at $\overline{MR}$ , $\Delta t/\Delta V$		50	ns/V
Operating free-air temperature range, TA	-55	125	°C



# TPS3307-18-EP, TPS3307-33-EP TRIPLE PROCESSOR SUPERVISORS

SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			$V_{DD} = 2 V \text{ to } 6 V$	$I_{OH} = -20  \mu A$	V <sub>DD</sub> - 0.2 V			
Vон	High-level output voltage		$V_{DD} = 3.3 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>DD</sub> - 0.4 V			V
			V <sub>DD</sub> = 6 V,	$I_{OH} = -3 \text{ mA}$	V <sub>DD</sub> - 0.4 V			
			$V_{DD} = 2 V \text{ to } 6 V,$	I <sub>OL</sub> = 20 μA			0.2	
VOL	Low-level output voltage		$V_{DD} = 3.3 \text{ V},$	I <sub>OL</sub> = 2 mA			0.4	V
			V <sub>DD</sub> = 6 V,	IOL = 3 mA			0.4	
	Power-up reset voltage (see Note	4)	V <sub>DD</sub> ≥ 1.1 V,	I <sub>OL</sub> = 20 μA			0.4	V
		SENSE3			1.2	1.25	1.29	
.,	Negative-going input threshold voltage (see Note 5)	0511054	V <sub>DD</sub> = 2 V to 6 V	VSENSE = 1.8 V	1.6	1.68	1.73	V
VIT-		SENSE1, SENSE2		VSENSE = 3.3 V	2.8	2.93	3.02	
		SENSEZ		VSENSE = 5 V	4.4	4.55	4.67	
			V <sub>IT</sub> _ = 1.25 V		2	10	30	
1,,			V <sub>IT</sub> _ = 1.68 V	2	15	40	mV	
V <sub>hys</sub>	Hysteresis at VSENSEn input		V <sub>IT</sub> _ = 2.93 V	3	30	60		
			V <sub>IT</sub> _ = 4.55 V	3	40	80		
		MR	$\overline{MR} = 0.7 \times V_{DD}$	V <sub>DD</sub> = 6 V		-130	-180	
١.	LPak lavel Second accessed	SENSE1	VSENSE1 = V <sub>DD</sub> :	= 6 V		5	8	
lн	High-level input current	SENSE2	VSENSE2 = V <sub>DD</sub> :	= 6 V		6	9	μΑ
		SENSE3	VSENSE3 = V <sub>DD</sub>		-1		1	
	Laveland innet assess	MR	$\overline{MR} = 0 \text{ V},$	V <sub>DD</sub> = 6 V		-430	-600	^
IL	Low-level input current	SENSEn	VSENSE1,2,3 = 0	-1		1	μΑ	
I <sub>DD</sub>	Supply current					40	μΑ	
Ci	Input capacitance		$V_I = 0 V \text{ to } V_{DD}$			10		pF



NOTES: 4. The lowest supply voltage at which RESET becomes active. t<sub>f</sub>, V<sub>DD</sub> ≥ 15 μs/V
 5. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 μF) should be placed close to the supply terminals.

# TPS3307-18-EP, TPS3307-33-EP TRIPLE PROCESSOR SUPERVISORS

SGLS140A - NOVEMBER 2002 - REVISED AUGUST 2005

# timing requirements at $\rm V_{DD}$ = 2 V to 6 V, $\rm R_{L}$ = 1 M $\Omega,\, C_{L}$ = 50 pF, $\rm T_{A}$ = 25°C

	PARAMET	ER	TEST	CONDITIONS	MIN	MIN TYP MAX		
	Dulas width	SENSEn	VSENSEnL = VIT0.2 V,	VSENSEnH = VIT+ + 0.2 V	6			μs
١,	V Pulse width	MR	$V_{IH} = 0.7 \times V_{DD}$	$V_{IL} = 0.3 \times V_{DD}$	100			ns

# switching characteristics at V\_DD = 2 V to 6 V, R $_L$ = 1 M $\Omega,$ C $_L$ = 50 pF, T $_A$ = 25 $^{\circ}$ C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$\frac{VI(SENSEn)}{MR} \ge 0.7 \times V_{DD}, \text{ See timing diagram}$	140	200	280	ms
<sup>t</sup> PHL	Propagation (delay) time, high-to-low level output	MR to RESET	V <sub>I</sub> (SENSEn) ≥ V <sub>IT+</sub> + 0.2 V,		000	000	
<sup>t</sup> PLH	Propagation (delay) time, low-to-high level output	MR to RESET	$V_{IH} = 0.7 \times V_{DD},  V_{IL} = 0.3 \times V_{DD}$		200	600	ns
<sup>t</sup> PHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET	ISEn to $\overline{\text{RESET}}$ $V_{\text{IH}} \ge V_{\text{IT+}} + 0.2 \text{ V}, V_{\text{IL}} \le V_{\text{IT-}} - 0.2 \text{ V},$		1		
<sup>t</sup> PLH	Propagation (delay) time, low-to-high level output	SENSEn to RESET	$\overline{MR} \ge 0.7 \times V_{DD}$		1	5	μs

SUPPLY CURRENT

#### **TYPICAL CHARACTERISTICS**

### NORMALIZED SENSE THRESHOLD VOLTAGE




Figure 2

# INPUT CURRENT





Figure 4

## vs SUPPLY VOLTAGE



# MINIMUM PULSE DURATION AT SENSE

#### vs THRESHOLD OVERDRIVE







Figure 5

– Minimum Pulse Duration at  $V_{\mbox{\footnotesize{Sense}}}$  –  $\mu\,\mbox{\footnotesize{S}}$ 


#### TYPICAL CHARACTERISTICS








# HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT



LOW-LEVEL OUTPUT VOLTAGE







10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3307-18MDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	30718E	Samples
TPS3307-18MDREPG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	30718E	Samples
TPS3307-33MDGNREP	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	BNP	Samples
V62/03629-01XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	30718E	Samples
V62/03629-02YE	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	BNP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3307-EP:

■ Catalog: TPS3307

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Sep-2019

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

I	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	TPS3307-18MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
I	TPS3307-33MDGNREP	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 6-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3307-18MDREP	SOIC	D	8	2500	350.0	350.0	43.0
TPS3307-33MDGNREP	HVSSOP	DGN	8	2500	358.0	335.0	35.0

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated