

# BUCK CURRENT/VOLTAGE FED PUSH-PULL PWM CONTROLLERS

Check for Samples: UC2827-1, UC2827-2, UC3827-1, UC3827-2

#### **FEATURES**

 Ideal for Multiple Output and/or High Voltage Output Voltage Converters

RUMENTS


- Up to 500 kHz Operation
- High Voltage, High Current Floating Driver for Buck Converter Stage
- UC3827-1 Current Fed Controller has Push-Pull Drivers with Overlapping Conduction Periods
- UC3827-2 Voltage Fed Controller has Push-Pull Drivers with Nonoverlapping Conduction Periods
- Average Current Mode, Peak Current Mode or Voltage Mode with Input Voltage Feedforward Control for Buck Power Stage
- Wide Bandwidth, Low Offset,
   Differential Current Sense Amplifier
- Precise Short Circuit Current Control

#### DESCRIPTION

The UC3827 family of controller devices provides an integrated control solution for cascaded buck and push-pull converters. These converters are known as current fed or voltage fed push-pull converters and are ideally suited for multiple output and/or high voltage output applications. In both current fed and voltage fed modes, the push-pull switches are driven at 50% nominal duty cycles and at one half the switching frequency of the buck stage. In the current fed mode, the two switches are driven with a specified over-lap period to prevent ringing and voltage stress on the devices. In the voltage fed mode, the two switches are driven with a specified gap time between the switches to prevent shorting the transformer across the energy storage capacitor and to prohibit excessive currents flowing through the devices.

The converter's output voltage is regulated by pulse width modulation of the buck switch. The UC3827 contains complete protection and PWM control functions for the buck converter. Easy control of the floating switch is accomplished by the floating drive circuitry. The gate drive waveform is level shifted to support an input voltage up to  $72\ V_{DC}$ .

## **BLOCK DIAGRAM**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **DESCRIPTION (CONTINUED)**

The UC3827 can be set up in traditional voltage mode control using input voltage feedforward technique or in current mode control. Using current mode control prevents potential core saturation of the push-pull transformer due to mismatches in timing and in component tolerances. With average current mode control, precise control of the inductor current feeding the push-pull stage is possible without the noise sensitivity associated with peak current mode control. The UC3827 average current mode loop can also be connected in parallel with the voltage regulation loop to assist only in fault conditions.

Other valuable features of the UC3827 include bidirectional synchronization capability, user programmable overlap time (UC3827-1), user programmable gap time (UC3827-2), a high bandwidth differential current sense amplifier, and soft start circuitry.

## ORDERING INFORMATION(1)

т т	DUCH DULL TODOLOGY	PACKAGES							
$T_A = T_J$	PUSH-PULL TOPOLOGY	SOIC-24	PDIP-24	PLCC-28					
-40°C to 85°C	Current Fed	UC2827DW-1	UC2827N-1	-					
-40 C 10 65 C	Voltage Fed	UC2827DW-2	UC2827N-2	-					
000 to 7000	Current Fed	UC3827DW-1	UC3827N-1	UC3827Q-1					
0°C to 70°C	Voltage Fed	UC3827DW-2	UC3827N-2	-					

<sup>(1)</sup> The DW and Q packages are also available taped and reeled. Add a TR suffix to the device type (i.e., UC2827DWTR-1).

#### THERMAL INFORMATION

	THERMAL METRIC	UC2827-1, UC2827-2, UC3827-1, UC3827-2 N 24 PINS	UC2827-1, UC2827-2, UC3827-1, UC3827-2 J 24 PINS	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance (1)	60	70 to 80	°C ///
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (2)	30	28	°C/W

<sup>(1)</sup> The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

## THERMAL INFORMATION

	THERMAL METRIC	UC2827-1, UC2827-2, UC3827-1, UC3827-2 DW 28 PINS	UC2827-1, UC2827-2, UC3827-1, UC3827-2 (1)QLCC 28 PINS	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	71 to 83	40 to 65	°C // //
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (3)	24	30	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

<sup>(2)</sup> The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

<sup>(3)</sup> The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



## **ABSOLUTE MAXIMUM RATINGS**(1)

		UC2827-1 UC2827-2 UC3827-1 UC3827-2	UNITS
Supply voltage, VCC		20	
CEAO, CEA+, CEA-, CSAO, CSA+, CSA-, CT, DELAY, PUSH, PULL RAMP, RT, SS, SYNC, VEA+, VEAO,		-0.3 to 5	V
Input voltage range	V+ and BUCK	90	
	SRC	90-VCC	
DLICK driver	I/O continuous	±250	mA
BUCK driver	I/O peak	±1	Α
DUCU/DUIL driver	I/O continuous	±200	mA
PUSH/PULL driver	I/O peak	±0.8	Α
Storage temperature	-65 to 150		
Junction temperature	-55 to 150	°C	
Lead temperature (sold	300		

<sup>(1)</sup> Voltages are referenced to ground. Currents are positive into, negative out of the specified terminal. Consult *Packaging* section of databook for thermal limitations and considerations of packages.

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $V_{VCC}$  = 15 V,  $V_{V+}$  = 14.3 V,  $C_{CT}$  = 340 pF,  $R_{RT}$  = 10 k $\Omega$ ,  $R_{DELAY}$  = 24.3 k $\Omega$ ,  $V_{SRC}$  =  $V_{GND}$  =  $V_{BUCK}$  =  $V_{PUSH}$  =  $V_{PULL}$  outputs no load,  $T_J$  =  $T_A$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
	VCC UVLO, Turn-on		8.3	8.8	9.5	V
	Hysteresis		0.9	1.2	1.5	V
I <sub>VCC</sub>	Supply current start	V <sub>VCC</sub> = 8 V			1000	μΑ
I <sub>VCC</sub>	Supply current run			32	45	mA
	I <sub>V+</sub> buck high		0.2	1	2	mA
VOLTAGE	ERROR AMPLIFIER					
IB				0.5	3	μΑ
VIO					10	mV
AVOL			80	95		dB
GBW <sup>(1)</sup>	Gain bandwidth		1	4		MHz
$V_{OL}$	Low-level output voltage	I <sub>VEAO</sub> = 0 μA (No load)		0.3	0.5	V
$V_{OH}$	High-level output voltage	$I_{VEAO} = 0 \mu A$ (No load)	2.85	3	3.20	V
CURRENT	SENSE AMPLIFIER					
IB				-1	<b>-</b> 5	μΑ
VIO					5	mV
AVOL			80	110		dB
GBW <sup>(1)</sup>	Gain bandwidth		15	29		MHz
V <sub>OL</sub>	Low-level output voltage	I <sub>CEAO</sub> = 0 μA (No load)		0.25	0.5	V
V <sub>OH</sub>	High-level output voltage	I <sub>CEAO</sub> = 0 μA (No load)	3	3.3		V
CMRR	Common mode range <sup>(1)</sup>		-0.3		2	V

<sup>(1)</sup> Ensured by design. Not production tested.



## **ELECTRICAL CHARACTERISTICS (continued)**

Unless otherwise spsecified,  $V_{VCC}$  = 15 V,  $V_{V+}$  = 14.3 V,  $C_{CT}$  = 340 pF,  $R_{RT}$  = 10 k $\Omega$ ,  $R_{DELAY}$  = 24.3 k $\Omega$ ,  $V_{SRC}$  =  $V_{GND}$  =  $V_{BUCK}$  =  $V_{PUSH}$  =  $V_{PULL}$  outputs no load,  $T_J$  =  $T_A$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT	T ERROR AMPLIFIER						
IB	-				<b>–</b> 1	<b>–</b> 5	μA
VIO						10	mV
AVOL				80	110		dB
GBW <sup>(2)</sup>	Gain bandwidth		At 100 kHz, Measure Gain	2	4.5		MHz
V <sub>OL</sub>			I <sub>CEAO</sub> = 0 μA (No Load)		0.25	0.5	V
V <sub>OH</sub>			I <sub>CEAO</sub> = 0 µA (No Load)	3.3	3.5		V
CMRR	Common mode range <sup>(2)</sup>		oene i ( )	-0.3		5	V
	TOR SECTION						
fosc	Frequency			180	220	250	kHz
I <sub>CT(dsch)</sub>	CT discharge current		3.5V at CT when CT removed	5			mA
,	MPARATOR						
D <sub>MAX</sub>	Minimum duty cycle		200 kHz			0%	-
D <sub>MAX</sub>	Maximum duty cycle		200 kHz	85%	91%	95%	
	JTPUT STAGE		+				
t <sub>RISE</sub>	Rise time		1 nF Load <sup>(3)</sup>		40	100	ns
t <sub>FALL</sub>	Fall time		1 nF, Load		30	80	ns
			I <sub>BUCK</sub> = -15 mA , V+ -BUCK <sup>(4)</sup>		1.5	2.5	V
$V_{OH}$	High-level output voltage		IBUCK = -150 mA, V+ -BUCK (4)		2	2.5	V
			I <sub>BUCK</sub> = 15 mA <sup>(5)</sup>		0.2	0.4	V
$V_{OL}$	Low-level output voltage		I <sub>BUC</sub> K = 150 mA <sup>(5)</sup>		0.7	1.2	V
PUSH/PU	LL OUTPUT STAGES			Ų.		1.	
t <sub>RISE</sub>	Rise time		1 nF load		50	100	ns
t <sub>FALL</sub>	Fall time		1 nF load		35	100	ns
	Overlap time	UCx827-1	1 nF loads <sup>(6)</sup>	100	250	400	ns
	Nonoverlapping time (7)	UCx827-2		100	250	500	ns
.,		l	I <sub>PUSH/PULL</sub> = -10 mA, VCC - PUSH		2	3	V
V <sub>OH</sub>	High-level output voltage		I <sub>PUSH/PULL</sub> = -100 mA, VCC - PUSH <sup>(8)</sup>		2.5	3	V
	Lave lavel and and and the sec		I <sub>PUSH/PULL</sub> = 10 mA <sup>(8)</sup>		0.2	0.8	V
$V_{OL}$	Low-level output voltage		I <sub>PUSH/PULL</sub> = 100 mA <sup>(8)</sup>		0.6	1.2	V
REFEREN	ICE					•	
	Reference voltage			4.8	5	5.2	V
I <sub>SC</sub>	Shor-circuit current		V <sub>REF</sub> = 0V	-35	<b>–</b> 50	-65	mA
	Line regulation		0.5V < V <sub>VCC</sub> < 20 V		5	20	mV
	Load regulation		0 mA < I <sub>IO</sub> < 10 mA		8	20	mV
SOFT STA	ART		-	<del></del>			
V <sub>OL</sub>	Low-level output voltage saturation		V <sub>VCC</sub> = 7 V		250	500	mV
I <sub>SS</sub>	Soft-start current			<b>–</b> 5	-12	-25	μΑ


- (2) Ensured by design. Not production tested.
- 3) Measure the rise time from when BUCK crosses 1 V until it crosses 9 V.
- (4) To force BUCK high, force  $V_{CSAO}$ =2.5 V,  $V_{CEAO}$  = 2.5 V, a 25-k $\Omega$  pulldown resistor from RAMP to ground, and  $V_{CT}$  = 0.5 V.
- (5) To force BUCK low, force  $V_{CSAO} = 2.5 \text{ V}$ ,  $V_{CEAO} = 2.5 \text{ V}$ , a 10-k $\Omega$  pulldown resistor from RAMP to ground, and  $V_{CT} = 3.5 \text{ V}$ .
- (6) The overlap time is measured from the point at which the rising edge of PUSH/PULL crosses 5 V until the falling edge of PULL/PUSH crosses 5 V.
- (7) The non-overlap time is measured from the point at which the falling edge of PUSH/PULL crosses 5 V until the rising edge of PULL/PUSH crosses 5 V.
- (8) To toggle PUSH or PULL into a desired state, pulse CT from 0.5 V to 3.5 V. PUSH and PULL toggle on the rising edge of CT.




#### **CONNECTION DIAGRAMS**

DIL-24 (N or J, DW PACKAGES) (TOP VIEW)

N, J OR DW PACKAGES (TOP VIEW)





NC - No internal connection

#### **Terminal Functions**

TE	RMINAL			
NAME	N or DW	Q	1/0	DESCRIPTION
BUCK	2	3	0	Output of the buck PWM controller. The BUCK output is a floating driver, optimized for controlling the gate of an N-channel MOSFET. The peak sink and source currents are 1 A. V <sub>CC</sub> undervoltage faults disables BUCK to an off condition (low).
CEA+	12	13	I	Non-inverting input of the current error amplifier.
CEA-	13	14	I	Inverting input of the current error amplifier
CEAO	6	7	0	Output of the current error amplifier and the inverting input of the PWM comparator of the buck converter.
CSA+	8	9	I	Noninverting input of the current sense amplifier.
CSA-	9	10	I	Inverting input of the current sense amplifier.
CSAO	7	8	0	Output of the current sense amplifier and the noninverting input of the current limit comparator. When the signal level on this pin exceeds the 3V threshold of the current limit comparator, the buck gate drive pulse is terminated. This feature is useful to implement cycle-by-cycle current limiting for the buck converter.
СТ	18	20	I	Provides for the timing capacitor which is connected between CT and GND. The oscillator frequency is set by CT and a resistor RT, connected between pin RT and GND. The CT discharge current is approximately 40 x the bias current through the resistor connected to RT. A practical maximum value for the discharge current is 20 mA. The frequency of the oscillator is given by equation (1)
DELAY	20	22	ı	A resistor to GND programs the overlap time of the PUSH and PULL outputs of the UC3827-1 and the dead time of the PUSH and PULL outputs of the UC3827-2. The minimum value of the resistor, $R_{DELAY}$ , is 18 k $\Omega$ . The delay or overlap time is given by equation (2)
GND	11	12	-	Ground reference for all sensitive setup components not related to driving the outputs. They include all timing, voltage sense, current sense, and bypass components.
PGND	21	25	-	Ground connection for the PUSH and PULL outputs. PGND must be connected to GND at a single point on the printed circuit board. This is imperative to prevent large, high frequency switching currents flowing through the ground metalization inside the device.
PULL	22	26	0	Ground referenced output to drive an N-channel MOSFET. The PULL and the PUSH outputs are driving the two switches of the push-pull converter with complementary signals at close to a 50% duty cycle. Any undervoltage faults will disable PULL to an off condition (low).

$$f_{OSC} = \frac{0.77}{R_{RT} \times C_{CT}} \text{ (Hz)}$$

$$t_{DELAY} = \frac{R_{DELAY}}{200\Omega} \times 10^{-9} \text{ (s)}$$



# **Terminal Functions (continued)**

TE	RMINAL			
NAME	N or DW	Q	I/O	DESCRIPTION
PUSH	24	28	0	Ground referenced output to drive an N-channel MOSFET. The PULL and the PUSH outputs are driving the two switches of the push-pull converter with complementary signals at close to a 50% duty cycle. Any undervoltage faults disables PUSH to an off condition (low).
RAMP	5	6	I	The RAMP voltage, after a 700 mV internal level shift, is fed to the noninverting input of the buck PWM comparator. A resistor to $V_{\rm IN}$ and a capacitor to GND provide an input voltage feedforward signal for the buck controller in voltage mode control. In peak current mode control, the RAMP pin receives the current signal of the buck converter. In an average current mode setup, the RAMP pin has a linearly increasing ramp signal. This waveform may be generated either by connecting RAMP directly to CT, or by connecting both a resistor from VCC to RAMP and a capacitor from RAMP to GND.
REF	15	16	0	The output of the +5V on board reference. Bypass this pin with a capacitor to GND. The reference is off when the chip is in undervoltage lockout mode.o
RT	17	19	I	A resistor to GND programs the charge current of the timing capacitor connected to CT. The charge current approximately equals that shown in equation $^{(3)}$ . The charge current should be less than 500 $\mu$ A to keep CT's discharge peak current less than 20 mA, which is CT's maximum practical discharge value. The discharge time, which sets the maximum duty cycle, is set internally and is influenced by the charge current.
SRC	3	4	ı	The source connection for the floating buck switch. The voltage on the SRC pin can exceed VCC but must be lower than 90 V– $V_{VCC}$ . Also, during turn-off transients of the buck switch, the voltage at SRC can go to $-2V$ .
SS	4	5	0	5Soft-start pin requires a capacitor to GND. During soft-start the output of the voltage error amplifier is clamped to the soft-start capacitor voltage which is slowly charged by an internal current source. In UVLO, SS is held low.
SYNC	19	21	ı	A bidirectional pin for the oscillator., used to synchronize several chips to the fastest oscillator. Its input synchronization threshold is 1.4 V. The SYNC voltage is 3.6 V when the oscillator capacitor, CT, is discharged. Otherwise it is 0 V. If the recommended synchronization circuit is not used, a 1 k $\Omega$ or lower value resistor from SYNC to GND may be needed to increase the fall time of the signal at SYNC.
VCC	23	27	ı	A voltage source connected to this pin supplies the power for the UC3827. It is recommended to bypass this pin to both GND and PGND ground connections with good quality high frequency capacitors
VEA+	14	15	I	Non-inverting input of the voltage error amplifier
VEA-	16	18	ı	Inverting input of the voltage error amplifier
VEAO	10	11	0	Output of the voltage error amplifier
V+	1	1	ı	Supply voltage for the buck output. The floating driver of the UC3827 uses the bootstrap technique which requires a reservoir capacitor to store the required energy for the on time of the buck switch. A diode must be connected from VCC to V+ to charge the reservoir capacitor. This diode must be able to withstand $V_{\text{IN}}$ . The reservoir capacitor must be connected between V+ and SRC.

$$I_{RT} = \frac{2.5 \text{ V}}{R_{RT}}$$



#### APPLICATION INFORMATION




Figure 1. Oscillator Block With External Connections

#### CIRCUIT BLOCK DESCRIPTION

#### **PWM Oscillator**

The oscillator block diagram with external connections is shown in Equation 1. A resistor ( $R_T$ ) connected to pin RT sets the linear charge current:

$$I_{RT} = \frac{2.5 \text{ V}}{R_{RT}} \tag{1}$$

The timing capacitor ( $C_{CT}$ ) is linearly charged with the charge current forcing the OSC pin to charge to a 3.4 V threshold. After exceeding this threshold, the RS flip-flop is set driving CLKSYN high and  $R_{DEAD}$  low which discharges  $C_{CT}$ . CT continues to discharge until it reaches a 0.5 V threshold and resets the RS flip-flop which repeats the charging sequence as shown in Figure 2

As shown in Figure 3, several oscillators are synchronized to the highest free running frequency by connecting 100 pF capacitors in series with each CLKSYN pin and connecting the other side of the capacitors together forming the CLKSYN bus. The CLKSYN bus is then pulled down to ground with a resistance of approximately 10k. Referring to Figure 1, the synchronization threshold is 1.4 V. The oscillator blanks any synchronization pulse that occurs when OSC is below 2.5 V. This allows units, once they discharge below 2.5 V, to continue through the current discharge and subsequent charge cycles whether or not other units on the CLKSYN bus are still synchronizing. This requires the frequency of all free running oscillators to be within 17% of each other to assure synchronization.






Figure 2. Oscillator and PWM Output Waveform




Figure 3. Oscillator Synchronization Connection Diagram

## **REVISION HISTORY**

REVISION	DATE OF CHANGE	DESCRIPTION
SLUS365A	9/2005	Improved CMRR of CSA from ( 0 - 2 V) to ( -0.3 - 2 V)
SLU5305A	8/2005	Improved CMRR of CEA from ( 0 - 5 V) to ( -0.3 - 5 V)
SLUS365D	4/2011	Updated the Thermal Information Section

www.ti.com 13-Aug-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Diaming		٠.,	(2)	(6)	(3)		(4/5)	
UC2827DW-1	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	UC2827DW-1	Samples
UC2827DW-2	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	UC2827DW-2	Samples
UC2827DWTR-1	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	UC2827DW-1	Samples
UC2827DWTR-1G4	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	UC2827DW-1	Samples
UC3827DW-1	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	UC3827DW-1	Samples
UC3827DW-2	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	UC3827DW-2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2827DWTR-1	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 5-Jan-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2827DWTR-1	SOIC	DW	24	2000	367.0	367.0	45.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## **TUBE**




#### \*All dimensions are nominal

7 til dillionorio di o momina								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UC2827DW-1	DW	SOIC	24	25	507	12.83	5080	6.6
UC2827DW-2	DW	SOIC	24	25	507	12.83	5080	6.6
UC3827DW-1	DW	SOIC	24	25	507	12.83	5080	6.6
UC3827DW-2	DW	SOIC	24	25	507	12.83	5080	6.6

## N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

#### 24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated