The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. This device uses a PLL to precisely align the output clocks (1Y[0-3] and CLKOUT) to the input clock signal (CLKIN) in both frequency and phase. The CDCVF2505 operates at 3.3 V and also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN.

The loop filter for the PLLs is included on-chip. This minimizes the component count, space, and cost.

The CDCVF2505 is characterized for operation from –40°C to 85°C.

Because it is based on the PLL circuitry, the CDCVF2505 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, and following any changes to the PLL reference.

• Phase-Lock Loop Clock Driver for Synchronous DRAM and General-Purpose Applications
• Spread Spectrum Clock Compatible
• Operating Frequency: 24 MHz to 200 MHz
• Low Jitter (Cycle-to-Cycle): < |150 ps| (Over 66 MHz to 200 MHz Range)
• Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Used to Tune the Input-Output Delay)
• Three-States Outputs When There Is No Input Clock
• Operates From Single 3.3-V Supply
• Available in 8-Pin TSSOP and 8-Pin SOIC Packages
• Consumes Less Than 100 mA (Typical) in Power-Down Mode
• Internal Feedback Loop Is Used to Synchronize the Outputs to the Input Clock
• 25-Ω On-Chip Series Damping Resistors
• Integrated RC PLL Loop Filter Eliminates the Need for External Components

• Function
• Memory interface
• Additive RMS jitter (Typ) (fs)
• 70
• Output frequency (Max) (MHz)
• 200
• Number of outputs
• 4
• Output supply voltage (V)
• 3.3
• Core supply voltage (V)
• 3.3
• Output skew (ps)
• 150
• Features
• SDR
• Operating temperature range (C)
• -40 to 85
• Rating
• Catalog
• Output type
• LVCMOS
• Input type
• LVCMOS

CDCVF2505的完整型号有：CDCVF2505D、CDCVF2505DR、CDCVF2505PW、CDCVF2505PWR、HPA00771PWR，以下是这些产品的关键参数及官网采购报价：

CDCVF2505D，工作温度：-40 to 85，封装：SOIC (D)-8，包装数量MPQ：75个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CDCVF2505D的批量USD价格：1.323（1000+）

CDCVF2505DR，工作温度：-40 to 85，封装：SOIC (D)-8，包装数量MPQ：2500个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CDCVF2505DR的批量USD价格：1.134（1000+）

CDCVF2505PW，工作温度：-40 to 85，封装：TSSOP (PW)-8，包装数量MPQ：150个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CDCVF2505PW的批量USD价格：1.323（1000+）

CDCVF2505PWR，工作温度：-40 to 85，封装：TSSOP (PW)-8，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网CDCVF2505PWR的批量USD价格：1.134（1000+）

HPA00771PWR，工作温度：-40 to 85，封装：TSSOP (PW)-8，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：-，引脚镀层/焊球材料：-，TI官网HPA00771PWR的批量USD价格：1.134（1000+）

CDCVF2505 IBIS Model (Rev. B)

PSpice for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)