These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) V_CC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The ’LVTH273 devices are positive-edge-triggered flip-flops with a direct-clear input. Information at the data (D) inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

• Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
• Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
• Support Unregulated Battery Operation Down to 2.7 V
• Buffered Clock and Direct-Clear Inputs
• Individual Data Input to Each Flip-Flop
• Ioff Supports Partial-Power-Down-Mode Operation
• Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
• Latch-Up Performance Exceeds 500 mA Per JESD 17
• ESD Protection Exceeds JESD 22
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)

• Number of channels (#)
• 8
• Technology Family
• LVT
• Supply voltage (Min) (V)
• 2.7
• Supply voltage (Max) (V)
• 3.6
• Input type
• TTL-Compatible CMOS
• Output type
• Push-Pull
• Clock Frequency (Max) (MHz)
• 150
• IOL (Max) (mA)
• 64
• IOH (Max) (mA)
• -32
• ICC (Max) (uA)
• 5000
• Features
• Ultra high speed (tpd <5ns), Over-voltage tolerant inputs, Partial power down (Ioff), Bus-hold

SN74LVTH273的完整型号有：SN74LVTH273DBR、SN74LVTH273DW、SN74LVTH273DWR、SN74LVTH273NSR、SN74LVTH273PW、SN74LVTH273PWR、SN74LVTH273PWRG4，以下是这些产品的关键参数及官网采购报价：

SN74LVTH273DBR，工作温度：-40 to 85，封装：SSOP (DB)-20，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74LVTH273DBR的批量USD价格：.263（1000+）

SN74LVTH273DW，工作温度：-40 to 85，封装：SOIC (DW)-20，包装数量MPQ：25个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74LVTH273DW的批量USD价格：.287（1000+）

SN74LVTH273DWR，工作温度：-40 to 85，封装：SOIC (DW)-20，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74LVTH273DWR的批量USD价格：.239（1000+）

SN74LVTH273NSR，工作温度：-40 to 85，封装：SO (NS)-20，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74LVTH273NSR的批量USD价格：.263（1000+）

SN74LVTH273PW，工作温度：-40 to 85，封装：TSSOP (PW)-20，包装数量MPQ：70个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74LVTH273PW的批量USD价格：.287（1000+）

SN74LVTH273PWR，工作温度：-40 to 85，封装：TSSOP (PW)-20，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：SN，TI官网SN74LVTH273PWR的批量USD价格：.239（1000+）

SN74LVTH273PWRG4，工作温度：-40 to 85，封装：TSSOP (PW)-20，包装数量MPQ：2000个，MSL 等级/回流焊峰值温度：Level-1-260C-UNLIM，引脚镀层/焊球材料：NIPDAU，TI官网SN74LVTH273PWRG4的批量USD价格：.275（1000+）

14-24-LOGIC-EVM 支持 14 到 24 引脚 PW、DB、D、DW、NS、DYY 和 DGV 封装的通用逻辑 EVM

该 EVM 设计用于支持采用 14 至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。